Somnath Banerjee
ABSTRACT
Hybrid functional verification and debug systems which combine high execution speed of logic emulators and full observability and controllability of software simulators are widely used, but suffer from scalability problem since software simulators cannot handle large and complex System-on-chip (SoC) designs efficiently, restricting their application to only relatively small designs. This paper presents a completely scalable hybrid verification and debug system based on dynamically reconfigurable co-simulation. Unlike existing systems, it allows one or more component logic blocks of a SoC to run on simulator for debugging while rest of the design still runs on emulator. The full design under test (DUT) is run on emulator at near hardware speed for long test sequences, and on error detection one or more logic blocks are transparently switched over to simulation for debugging, initializing the system as a piecewise co-simulator. Logic blocks can be flexibly relocated between simulator and emulator dynamically, without going through time consuming design recompilation phase, allowing designers to quickly debug functional issues. Application of the system to verification of real complex designs shows the effectiveness of our approach.
- Michael Butts, Jon Batcheller, and Joseph Varghese. 1992. An Efficient Logic Emulation System. In Proceedings of the 1991 IEEE International Conference on Computer Design on VLSI in Computer & Processors (ICCD '92). IEEE Computer Society, Washington, DC, USA, 138--141. Google Scholar
Digital Library
- Jonathan Babb, Russell Tessier, Matthew Dahl, Silvina Zimi Hanono, David M. Hoki, and Anant Agarwal. 2001. Logic emulation with virtual wires. In Readings in hardware/software co-design, Giovanni De Micheli, Rolf Ernst, and Wayne Wolf (Eds.). Kluwer Academic Publishers, Norwell, MA, USA 625--642. Google ScholarDigital Library
- Zan Yang, Byeong Min, and Gwan Choi. 2000. Si-Emulation: System Verification Using Simulation and Emulation. In Proceedings of the 2000 IEEE International Test Conference (ITC '00). IEEE Computer Society, Washington, DC, USA, 160--169, 2000 Google ScholarDigital Library
- Chin-Lung Chuang, Dong-Jung Lu, and Chien-Nan Jimmy Liu. 2004. A Snapshot Method to Provide Full Visibility for Functional Debugging Using FPGA. In Proceedings of the 13th Asian Test Symposium (ATS '04). IEEE Computer Society, Washington, DC, USA, 164--169. Google ScholarDigital Library
- Chin-Lung Chuang, Wei-Hsiang Cheng, Dong-Jung Lu, and Chien-Nan Jimmy Liu. 2007. Hybrid Approach to Faster Functional Verification with Full Visibility. IEEE Des. Test 24, 2 (March 2007), 154--162. Google ScholarDigital Library
- Kirovski, D.; Potkonjak, M.; Guerra, L. M., "Improving the observability and controllability of datapaths for emulation-based debugging," Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on, vol. 18, no. 11, pp. 1529--1541, Nov 1999 Google ScholarDigital Library
- Darko Kirovski and Miodrag Potkonjak. 1997. A quantitative approach to functional debugging. In Proceedings of the 1997 IEEE/ACM international conference on Computer-aided design (ICCAD '97). IEEE Computer Society, Washington, DC, USA, 170--173. Google ScholarDigital Library
- Darko Kirovski, Miodrag Potkonjak, and Lisa M. Guerra. 2000. Cut-based functional debugging for programmable systems-on-chip. IEEE Trans. Very Large Scale Integr. Syst. 8, 1 (February 2000), 40--51 Google ScholarDigital Library
- Banerjee, S.; Gupta, T.; Jain, S.;, "A scalable hybrid verification system based on HDL slicing," High Level Design Validation and Test Workshop (HLDVT), 2011 IEEE International, pp. 41--48, 9--11 Nov. 2011 Google ScholarDigital Library
- Segev, E.; Goldshlager, S.; Miller, H.; Shua, O.; Sher, O.; Greenberg, S., "Evaluating and comparing simulation verification vs. formal verification approach on block level design," Electronics, Circuits and Systems, 2004. ICECS 2004. Proceedings of the 2004 11th IEEE International Conference on, vol., no., pp. 515--518, 13--15 Dec. 2004Google Scholar
- Cheng, X.; Ruan, A. W.; Liao, Y. B.; Li, P.; Huang, H. C.; "A run-time RTL debugging methodology for FPGA-based co-simulation," Communications, Circuits and Systems (ICCCAS), 2010 International Conference on, pp. 891--895Google Scholar
- Sangjun Yang; Heejun Shim; Wooseung Yang; Chong-Min Kyung;, "A new RTL debugging methodology in FPGA-based verification platform," Advanced System Integrated Circuits 2004. Proceedings of 2004 IEEE Asia-Pacific Conference on, pp. 180--183, 4--5 Aug. 2004Google Scholar
- Per Hurtig, Tanguy Perennou, Johan Garcia, and Anna Brunstrom. 2010. Using triggers for emulation of opportunistic networking. In Proceedings of the Second International Workshop on Mobile Opportunistic Networking (MobiOpp '10). ACM, New York, NY, USA, 155--158. Google ScholarDigital Library
- Joshua Marantz. 1998. Enhanced visibility and performance in functional verification by reconstruction. In Proceedings of the 35th annual Design Automation Conference (DAC '98). ACM, New York, USA, 164--169. Google ScholarDigital Library
Index Terms
- Fast and scalable hybrid functional verification and debug with dynamically reconfigurable co-simulation
Recommendations
Simulation-based functional verification of dynamically reconfigurable systems
Regular PapersDynamically reconfigurable systems (DRS) implemented using field-programmable gate arrays (FPGAs) allow hardware logic to be partially reconfigured while the rest of the design continues to operate. By mapping multiple reconfigurable hardware modules to ...
Spatial Debug & Debug Without Re-programming in FPGAs: On-Chip debugging in FPGAs
FPGA '16: Proceedings of the 2016 ACM/SIGDA International Symposium on Field-Programmable Gate ArraysSmartFusion2 Family of FPGAs from MicroSemi introduces novel Silicon technology that enables minimally intrusive, spatial debug capabilities. Spatial debug concerns itself with observing and controlling sequential elements in the user?s Design Under ...
Pipeline Reconfigurable DSP for Dynamically Reconfigurable Architectures
Dynamically reconfigurable architectures, such as NATURE, achieve high logic density and low reconfiguration latency compared to traditional field-programmable gate arrays. Unlike fine-grained NATURE, reconfigurable DSP block incorporated NATURE ...
Comments