ABSTRACT
In this paper, we present a complete framework for cell-type selection in modern high-performance low-power designs with library-based timing model. Our framework can be divided into three stages. First, the best design performance with all possible cell-types is achieved by a Minimum Clock Period Lagrangian Relaxation (Min-Clock LR) method, which extends the traditional LR approach to conquer the difficulties in discrete scenario. Min-Clock LR fully leverages the prevalent many-core systems as the main body of its workload is composed of independent tasks. Upon a timing-valid design, we solve the timing-constrained power optimization problem by min-cost network flow. Especially, we identify and address the core issues in applying network flow technique to library-based timing model. Finally, a power prune technique is developed to take advantage of the residual slacks due to the conservative network flow construction. Experiments on ISPD 2012 benchmarks show that on average we can save 13% more leakage power on designs with fast timing constraints compared to start-of-the-art techniques. Moreover, our algorithm shows a linear empirical runtime, finishing the largest benchmark with one million cells in 1.5 hours.
- W. Chuang, S. Sapatnekar, and I. Hajj, "Timing and area optimization for standard-cell VLSI circuit design," IEEE Transactions on Computer Aided Design, vol. 14, no. 3, pp. 308--320, 1995. Google ScholarDigital Library
- M. Berkelaar and J. Jess, "Gate sizing in MOS digital circuits with linear programming," in Proc. DATE: Design Automation and Test in Europe, 1990, pp. 217--221. Google ScholarDigital Library
- D. Chinnery and K. Keutzer, "Linear programming for sizing, vth and vdd assignment," in Proc. International Symposium on Low Power Electronics and Design, 2005, pp. 149--154. Google ScholarDigital Library
- S. Shah, A. Srivastava, D. Sharma, D. Sylvester, D. Blaauw, and V. Zolotov, "Discrete vt assignment and gate sizing using a self-snapping continuous formulation," in Proc. Intl. Conf. on Computer-Aided Design, 2005, pp. 705--712. Google ScholarDigital Library
- H. Chou, Y.-H. Wang, and C. C.-P. Chen, "Fast and effective gate-sizing with multiple-vt assignment using generalized lagrangian relaxation," in Proc. Asian and South Pacific Design Automation Conference, 2005, pp. 381--386. Google ScholarDigital Library
- S. Roy, W. Chen, C. Chung-Ping Chen, and Y. H. Hu, "Numerically convex forms and their application in gate sizing," IEEE Transactions on Computer Aided Design, vol. 26, no. 9, pp. 1637--1647, 2007. Google ScholarDigital Library
- K. Kasamsetty, M. Ketkar, and S. Sapatnekar, "A new class of convex functions for delay modeling and its application to the transistor sizing problem," IEEE Transactions on Computer Aided Design, vol. 19, no. 7, pp. 779--788, 2000. Google ScholarDigital Library
- S. Sapatnekar, V. Rao, P. Vaidya, and S.-M. Kang, "An exact solution to the transistor sizing problem for cmos circuits using convex optimization," IEEE Transactions on Computer Aided Design, vol. 12, no. 11, pp. 1621--1634, 1993. Google ScholarDigital Library
- J. Wang, D. Das, and H. Zhou, "Gate sizing by lagrangian relaxation revisited," in Proc. Intl. Conf. on Computer-Aided Design, 2007, pp. 111--118. Google ScholarDigital Library
- H. Ren and S. Dutt, "A network-flow based cell sizing algorithm," in The International Workshop on Logic Synthesis, 2008, pp. 7--14.Google Scholar
- V. Sundararajan, S. Sapatnekar, and K. Parhi, "Fast and exact transistor sizing based on iterative relaxation," IEEE Transactions on Computer Aided Design, vol. 21, no. 5, pp. 568--581, 2002. Google ScholarDigital Library
- H. Tennakoon and C. Sechen, "Gate sizing using lagrangian relaxation combined with a fast gradient-based pre-processing step," in Proc. Intl. Conf. on Computer-Aided Design, 2002, pp. 395--402. Google ScholarDigital Library
- C.-P. Chen, C. Chu, and D. Wong, "Fast and exact simultaneous gate and wire sizing by lagrangian relaxation," IEEE Transactions on Computer Aided Design, vol. 18, no. 7, pp. 1014--1025, 1999. Google ScholarDigital Library
- H. Tennakoon and C. Sechen, "Efficient and accurate gate sizing with piecewise convex delay models," in Proc. of the Design Automation Conf., 2005, pp. 807--812. Google ScholarDigital Library
- M. Ozdal, S. Burns, and J. Hu, "Gate sizing and device technology selection algorithms for high-performance industrial designs," in Proc. Intl. Conf. on Computer-Aided Design, 2011, pp. 724--731. Google ScholarDigital Library
- S. Hu, M. Ketkar, and J. Hu, "Gate sizing for cell-library-based designs," IEEE Transactions on Computer Aided Design, vol. 28, no. 6, pp. 818--825, 2009. Google ScholarDigital Library
- Y. Liu and J. Hu, "A new algorithm for simultaneous gate sizing and threshold voltage assignment," in Proc. International Symposium on Physical Design, 2009, pp. 27--34. Google ScholarDigital Library
- O. Coudert, "Gate sizing for constrained delay/power/area optimization," IEEE Transactions on Very Large-Scale Integrated Systems, vol. 5, no. 4, pp. 465--472, 1997. Google ScholarDigital Library
- M. Rahman, H. Tennakoon, and C. Sechen, "Power reduction via near-optimal library-based cell-size selection," in Proc. DATE: Design Automation and Test in Europe, 2011, pp. 1--4.Google Scholar
- S. Lin, M. Marek-Sadowska, and E. Kuh, "Delay and area optimization in standard-cell design," in Proc. of the Design Automation Conf., 1990, pp. 349--352. Google ScholarDigital Library
- J. Fishburn and A. Dunlop, "Tilos: A posynomial programming approach to transistor sizing," in Proc. Intl. Conf. on Computer-Aided Design, 1985, pp. 326--328.Google Scholar
- A. Srivastava, D. Sylvester, and D. Blaauw, "Power minimization using simultaneous gate sizing, dual-vdd and dual-vth assignment," in Proc. of the Design Automation Conf., 2004, pp. 783--787. Google ScholarDigital Library
- L. Wei, K. Roy, and C.-K. Koh, "Power minimization by simultaneous dual-vth assignment and gate-sizing," in Proc. Custom Integrated Circuits Conf., 2000, pp. 413--416.Google Scholar
- W. Ning, "Strongly NP-hard discrete gate-sizing problems," IEEE Transactions on Computer Aided Design, vol. 13, no. 8, pp. 1045--1051, 1994. Google ScholarDigital Library
- P. K. Chan, "Algorithms for library-specific sizing of combinational logic," in Proc. of the Design Automation Conf., 1990, pp. 353--356. Google ScholarDigital Library
- M. M. Ozdal, C. Amin, A. Ayupov, S. Burns, G. Wilke, and C. Zhuo, "The ISPD-2012 discrete cell sizing contest and benchmark suite," in Proc. International Symposium on Physical Design, 2012, pp. 161--164. Google ScholarDigital Library
- M. S. Bazaraa, H. D. Sherali, and C. M. Shetty, Nonlinear Programming: Theory and Algorithms, 2nd ed. John Wiley & Sons, 1993.Google Scholar
- R. K. Ahuja, R. K. Ahuja, D. S. Hochbaum, D. S. Hochbaum, J. B. Orlin, and J. B. Orlin, "Solving the convex cost integer dual network flow problem," Management Science, vol. 49, pp. 31--44, 1999. Google ScholarDigital Library
- Q. Ma and E. Young, "Network flow-based power optimization under timing constraints in MSV-driven floorplanning," in Proc. Intl. Conf. on Computer-Aided Design, 2008, pp. 1--8. Google ScholarDigital Library
- L. Li, J. Sun, Y. Lu, H. Zhou, and X. Zeng, "Low power discrete voltage assignment under clock skew scheduling," in Proc. Asian and South Pacific Design Automation Conference, 2011, pp. 515--520. Google ScholarDigital Library
- Intel Threading Building Blocks. {Online}. Available: http://www.threadingbuildingblocks.orgGoogle Scholar
- Y. Lu, H. Zhou, L. Shang, and X. Zeng, "Multicore parallelization of min-cost flow for CAD applications," Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on, vol. 29, no. 10, pp. 1546--1557, 2010. Google ScholarDigital Library
- A. Holder, C. Carothers, and K. Kalafala, "Prototype for a large-scale static timing analyzer running on an IBM blue gene," in IEEE International Symposium on Parallel Distributed Processing, Workshops and Phd Forum, 2010, pp. 1--8.Google Scholar
Index Terms
- An efficient algorithm for library-based cell-type selection in high-performance low-power designs
Recommendations
Cell Selection for High-Performance Designs in an Industrial Design Flow
ISPD '16: Proceedings of the 2016 on International Symposium on Physical DesignIn recent years, an increasing number of papers have focused on the cell selection problem. However, previous papers fail to consider the actual problems of performing cell selection in the after placement and CTS optimization stages of industrial ...
A Standard-Cell Placement Tool for Designs with High Row Utilization
ICCD '02: Proceedings of the 2002 IEEE International Conference on Computer Design: VLSI in Computers and Processors (ICCD'02)In this paper we study the correlation between wirelength and routability for standard-cell placement problem, under the modern place-and-route environment. We present a placement tool named Dragon (version 2.1), and show its ability to produce good ...
A hierarchical bin-based legalizer for standard-cell designs with minimal disturbance
ASPDAC '10: Proceedings of the 2010 Asia and South Pacific Design Automation ConferenceIn this work, a hierarchical bin-based legalization approach, HiBinLegalizer, is developed to legalize standard cells with minimal movement. First, a chip is divided into several bins with equal size. Then, starting with the most crowed unlegalized bin, ...
Comments