skip to main content
10.1145/2435264.2435337acmconferencesArticle/Chapter ViewAbstractPublication PagesfpgaConference Proceedingsconference-collections
poster

Hardware description and synthesis of control-intensive reconfigurable dataflow architectures (abstract only)

Published: 11 February 2013 Publication History

Abstract

Field-Programmable-Gate-Arrays are used increasingly to speed up applications in various fields of science. But as modern digital designs integrate hundreds of interconnected processing and memory units, the need for a higher level of abstraction to handle their descriptions is indisputable. This paper presents a beyond-RTL concurrent hardware description language that combines both Finite-State Machine (FSM) and constraint programming paradigms. At the featured level of abstraction, the user describes dynamic connections between data sources and sinks that may not always be ready to send or receive data tokens. The high-level description methodology enables a comprehensible description of behaviors such as data transfer synchronization, exclusivity, priority and constrained scheduling by the means of logical-implication rules constraining the data transfers authorizations. Dynamically connecting resources with potential combinatorial dependencies may lead to instability or deadlock. Such situations are automatically detected and fixed by the proposed compiler that generates a dedicated control-circuit optimizing the number of transfers that can be authorized at each clock cycle. The proposed design automation methodology is applied to the problem of deeply-pipelined vector reduction. A pipelined floating point accumulator and a matrix multiplication circuits are described with a few lines of code and automatically compiled into an FPGA. Results show that the synthesis results are comparable to those obtained with hand-written RTL but with much lower effort and time.

References

[1]
International Technology Roadmap for Semiconductors (ITRS) Report}, 2009.
[2]
A. Benveniste, P. Caspi, S. Edwards, N. Halbwachs, P. Le Guernic, and R. de Simone. The synchronous languages 12 years later. Proceedings of the IEEE, 91(1):64 -- 83, jan 2003.
[3]
G. Berry. The constructive semantics of pure esterel, 1999.
[4]
E. Chung and J. Hoe. High-Level Design and Validation of the BlueSPARC Multithreaded Processor. Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on, 29(10):1459 --1470, oct. 2010.
[5]
B. Cope, P. Cheung, W. Luk, and L. Howes. Performance comparison of graphics processors to reconfigurable logic: A case study. Computers, IEEE Transactions on, 59(4):433--448, april 2010.
[6]
J.-P. David and E. Bergeron. An Intermediate Level HDL for System Level Design. In FDL'04, pages 526--536, 2004.
[7]
J. Hoe and Arvind. Operation-centric hardware description and synthesis. Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on, 23(9):1277 -- 1288, sept. 2004.
[8]
V. Kumar, S. Joshi, S. Patkar, and H. Narayanan. Fpga based high performance double-precision matrix multiplication. In VLSI Design, 2009 22nd International Conference on, pages 341 --346, jan. 2009.
[9]
I. Kuon and J. Rose. Measuring the gap between FPGAs and ASICs. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 26(2):203--215, Feb. 2007.
[10]
O. Lindtjorn, R. Clapp, O. Pell, H. Fu, M. Flynn, and H. Fu. Beyond traditional microprocessors for geoscience high-performance computing applications. Micro, IEEE, 31(2):41 --49, march-april 2011.
[11]
G. Martin and G. Smith. High-Level Synthesis: Past, Present, and Future. Design Test of Computers, IEEE, 26(4):18 --25, july-aug. 2009.
[12]
D. L. Rosenband. Hardware synthesis from guarded atomic actions with performance specifications. In Proceedings of the 2005 IEEE/ACM International conference on Computer-aided design, ICCAD '05, pages 784--791, 2005.
[13]
S. Sarkar, S. Dabral, P. Tiwari, and R. Mitra. Lessons and Experiences with High-Level Synthesis. Design Test of Computers, IEEE}, 26(4):34--45, july-aug. 2009.
[14]
Y.-G. Tai, C.-T. D. Lo, and K. Psarris. Accelerating matrix operations with improved deeply pipelined vector reduction. Parallel and Distributed Systems, IEEE Transactions on, 23(2):202 --210, feb. 2012.
[15]
L. Zhuo, G. Morris, and V. Prasanna. High-performance reduction circuits using deeply pipelined operators on fpgas. Parallel and Distributed Systems, IEEE Transactions on, 18(10):1377 --1392, oct. 2007.

Index Terms

  1. Hardware description and synthesis of control-intensive reconfigurable dataflow architectures (abstract only)

      Recommendations

      Comments

      Information & Contributors

      Information

      Published In

      cover image ACM Conferences
      FPGA '13: Proceedings of the ACM/SIGDA international symposium on Field programmable gate arrays
      February 2013
      294 pages
      ISBN:9781450318877
      DOI:10.1145/2435264

      Sponsors

      Publisher

      Association for Computing Machinery

      New York, NY, United States

      Publication History

      Published: 11 February 2013

      Permissions

      Request permissions for this article.

      Check for updates

      Author Tags

      1. cyclic combinatorial relations
      2. dataflow architectures
      3. hardware description language
      4. high-level synthesis
      5. streaming interfaces

      Qualifiers

      • Poster

      Conference

      FPGA '13
      Sponsor:

      Acceptance Rates

      Overall Acceptance Rate 125 of 627 submissions, 20%

      Upcoming Conference

      FPGA '25

      Contributors

      Other Metrics

      Bibliometrics & Citations

      Bibliometrics

      Article Metrics

      • 0
        Total Citations
      • 0
        Total Downloads
      • Downloads (Last 12 months)0
      • Downloads (Last 6 weeks)0
      Reflects downloads up to 18 Feb 2025

      Other Metrics

      Citations

      View Options

      View options

      Figures

      Tables

      Media

      Share

      Share

      Share this Publication link

      Share on social media