Nikolaos S. Voros
Skip Abstract Section
Abstract
Recently, system designers are facing the challenge of developing systems that have diverse features, are more complex and more powerful, with less power consumption and reduced time to market. These contradictory constraints have forced technology providers to pursue design solutions that will allow design teams to meet the above design targets. In that respect, this paper introduces an innovative technology platform, called MORPHEUS, which intents to provide complete design framework for dealing with the aforementioned challenges. MORPHEUS consists of a state of the art architecture that encompasses heterogeneous reconfigurable accelerators for implementing on the same hardware architecture applications with varying characteristics and a tool chain that, through a software oriented approach, eases the implementation of highly complex applications with heterogeneous characteristics. The proposed approach has been tested and evaluated through state of the art cases studies borrowed from complementary application domains.
- Bell, S., et al. 2008. TILE64 processor: A 64-core SoC with mesh interconnect. Intl. Conference on Solid-State Circuits (ISSCC). 88--89.Google Scholar
Cross Ref
- Bertin, P., Roncin, D., and Vuillemin J. 1989. Introduction to Programmable Active Memories. Prentice Hall, 300--309. Google ScholarDigital Library
- Bonnot, P., Lemonnier, F., Edelin, G., Gaillat, G., Ruch, O., and Gauget, P. 2008. Definition and SIMD implementation of a multi-processing architecture approach on FPGA. In Proceedings of the Conference on Design, Automation and Test in Europe (DATE '08). 610--615. Google ScholarDigital Library
- Cambonie, J., Guérin, S., Keryell, R., Lagadec, L., Pottier, B., Sentieys, O., Weber, B., and Yazdani, S. 2004. Compiler and system techniques for soc distributed reconfigurable accelerators. In Proceedings of the 4th International Workshop on Synthesis, Architectures, Modeling and Simulation (SAMOS). 293--302.Google Scholar
- Campi, F., Deledda, A., Pizzotti, M., Ciccarelli, L., Mucci, C., Lodi, A., Vanzolini, L., and Vitkovski, A. 2007. Dynamically adaptive DSP for heterogeneous reconfigurable platforms. Proceedings of the Design Automation and Test in Europe (DATE). Google ScholarDigital Library
- Campi, F., Toma, M., Lodi, A., Cappelli, A., Canegallo, R., and Guerrieri, R. 2003. A VLIW processor with reconfigurable instruction set for embedded applications. Proceedings of the International Solid State Circuits Conference.Google Scholar
- CRITICALBLUE, 2005. Boosting software processing performance with coprocessor synthesis. White paper.Google Scholar
- Coppola, M., Locatelli, R., Maruccia, G., Pieralisi, L., and Scandurra, A. 2004. Spidergron: A novel on-chip communication network. Proceedings of the IEEE Symposium on System on Chip (SoC'09).Google Scholar
- Cappelli, A., Lodi, A., Mucci, C., Toma, M., and Campi, F. 2004. A dataflow control unit for C-to-configurable pipelines compilation flow. Proceedings of the 12th Annual Symposium on Field-Programmable Custom Computing Machines (FCCM). 332--333. Google ScholarDigital Library
- Compton, K. and Hauck, S. 2002. Reconfigurable computing: A survey of systems and software. ACM Computing Surveys 23, 2, 171--210. Google ScholarDigital Library
- DeHon, A. The density advantage of configurable computing. IEEE Computer. Google ScholarDigital Library
- DeHon, A., et al. 2006. Stream computations organized for reconfigurable execution. Microprocessors and microsystems 30, 6, 334--354, Special Issue on FPGAs.Google Scholar
- Do Carmo, L., A., Heithecker, S., Rüffer, P., Ernst, R., Rückert, H., Wischermann, G., Gebel, K., Fach, R., Hunther, W., Eichner, S., and Scheller, G. 2006. A reconfigurable hardware/software platform for computation intensive high-resolution real-time digital film applications. In Proceedings of Design, Automation and Test in Europe (DATE). 194--199. Google ScholarDigital Library
- Dutta, S., Jensen, R., and Rieckmann, A. 2001. Viper: A multiprocessor SOC for advanced set-top box and digital TV systems. IEEE Design & Test of Computers 16, 5, 21--31. Google ScholarDigital Library
- Estrin, G. 1960. Organization of computer systems-the fixed plus variable structure computer. Proceedings of Western Joint Computer Conference. 33--40. Google ScholarDigital Library
- Eichner, S., Scheller, G., Wessely, U., Rückert, H., and Hedtke, R. 2005. Motion compensated spatial-temporal reduction of film grain noise in the wavelet domain. In Proceedings of the SMPTE Technical Conference.Google Scholar
- Faraboschi, Brown, Fisher, Desoli. 2000. Lx: A technology platform for customizable VLIW embedded processing. Proceedings of the 27th Annual International Symposium of Computer Architectures. Google ScholarDigital Library
- Goldstein, S. et al. 1999. PipeRench: A coprocessor for streaming multimedia acceleration. Proceedings of the 26th Int'l Symp. Computer Architecture (ISCA'99). 28--39. Google ScholarDigital Library
- Hartenstein, R. 2001. A decade of reconfigurable computing: A visionary retrospective. Proceedings of the Design, Automation and Test in Europe (DATE '01). 642--649. Google ScholarDigital Library
- Hartenstein, R. 2003. Rekonfigurable computing: Paradigmen-Wechsel erschüttern die fundamente der informatik. Proceedings of the Anniversary Colloquium at Prof. Glesner's 60s Birthday.Google Scholar
- Hauser, Wawrzinek. 1997. Garp: A MIPS processor with reconfigurable coprocessor. Proceedings of the Symposium on Field Programmable Custom Computing Machines. Google ScholarDigital Library
- Kuehnle, M. et al. 2008. An interconnect strategy for a heterogeneous, reconfigurable SoC. IEEE Design & Test of Computers. Google ScholarDigital Library
- Le Gall D. and Tabatabai, A. 1988. Sub-band coding of digital images using symmetric short kernel filters and arithmetic coding techniques. In Proceedings of the International Conference on Acoustics, Speech, and Signal Processing (ICASSP'88). 761--764.Google Scholar
- Lenormand, E. and Edelin, G. 2003. An industrial perspective: Pragmatic high-end signal processing environment at Thales. In Proceedings of the 3rd International Workshop on Synthesis, Architectures, Modeling and Simulation (SAMOS).Google Scholar
- Lindholm, E., Nickolls, J., Oberman, S., and Montrym, J. 2008. NVIDIA Tesla: A unified graphics and computing architecture. IEEE Micro 28, 2, 39--55. Google ScholarDigital Library
- Moscu Panainte, E., Bertels, K., and Vassiliadis, S. 2004. The PowerPC Backend Molen Compiler. In Proceedings of 14th International Conference on Fleld-Programmable Logic and Applications (FPL). 434--443.Google Scholar
- Moscu Panainte, E., Bertels, K., and Vassiliadis, S. 2005a. FPGA-area allocation for partial run-time reconfiguration. Proceedings of ProRISC. 415--420.Google Scholar
- Moscu Panainte, E., Bertels, K., and Vassiliadis, S. 2005b. Instruction scheduling for dynamic hardware configurations. In Proceedings of Design, Automation and Test in Europe (DATE '05). 100--105. Google ScholarDigital Library
- Moscu Panainte, E., Bertels, K., and Vassiliadis, S. 2007. The MOLEN Compiler for reconfigurable processors. ACM Transactions in Embedded Computing Systems 6, 1. Google ScholarDigital Library
- Mucci, C., Chiesa, C., Lodi, A., Toma, M., and Campi, F. 2003. A C-based algorithm development flow for a reconfigurable processor architecture. In Proceedings of the International Symposium on Systems-on-Chip (SOC'03). 69--73.Google Scholar
- Nomadik. 2007. Nomadik®: A mobile multimedia application processor platform. Proceedings of the Asia and South Pacific Design Automation Conference (ASP-DAC'07). 749--750. Google ScholarDigital Library
- OMAP. http://www.ti.com.Google Scholar
- PACT XPP Technologies. 2005. PACT Software Design System XPP-IIb (PSDS XPP-IIb) - Programming Tutorial. Version 3.2, November 2005.Google Scholar
- Radunovic, B. 1999. An overview of advances in reconfigurable computing systems. Proceedings of the 32nd Hawaii International Conference on System Science. Google ScholarDigital Library
- Rossi, D., Campi, F., Deledda, A., Spolzino, S., and Pucillo, S. 2009. A heterogeneous digital signal processor implementation for dynamically reconfigurable computing. IEEE Custom Integrated Circuits Conference (CICC).Google Scholar
- Sahlbach, H., Putzke-Röming, W., Whitty, S. and Ernst, R. 2009. Real-time digital film processing. In Dynamic System Reconfiguration in Heterogeneous Platforms - The MORPHEUS Approach. Lecture Notes in Electrical Engineering, vol. 40, Springer, 185--193.Google ScholarCross Ref
- Sanz, C., Garrido, M. J., and Meneses, J. M. 1996. VLSI architecture for motion estimation using the block-matching algorithm. In Proceedings of the EDTC. 310. Google ScholarDigital Library
- Singh, H. et al. 2000. MorphoSys: An integrated reconfigurable system for data-parallel and computation-intensive applications. IEEE Trans. Computers 49, 5, 465--481. Google ScholarDigital Library
- Thomas, A. and Becker, J. 2004. Dynamic adaptive routing techniques in multigrain dynamic reconfigurable hardware architectures. Proceedings of the Field-Programmable Logic and Its Applications (FPL'04).Google Scholar
- Truong, D. N., Cheng, W. H., Mohsenin, T., Zhiyi, Y., Jacobson, A. T., Landge, G., Meeuwsen, M. J., Watnik, C., Tran, A. T., Zhibin, X., Work, E. W., Webb, J. W., Mejia, P. V., and Baas, B. M. 2009. A 167-processor computational platform in 65 nm CMOS. IEEE Journal of Solid-State Circuits 44, 4, 1130--1144.Google ScholarCross Ref
- Vassiliadis, S., Wong, S., Gaydadjiev, G., Bertels, K., Kuzmanov, G., and Panainte, E. 2004. The MOLEN polymorphic processor. IEEE Trans. Comput. 53, 11, 1363--1375. Google ScholarDigital Library
- Vorbach, M. and Becker, J. 2003. Reconfigurable processor architectures for mobile phones. Proceedings of Parallel and Distributed Processing Symposium. Google ScholarDigital Library
- Whitty, S. and Ernst, R. 2008. A bandwidth optimized SDRAM controller for the MORPHEUS reconfigurable architecture. In Proceedings of the International Parallel and Distributed Processing Symposium (IPDPS).Google Scholar
- Whitty, S., Sahlbach, H., Putzke-Röming, W., and Ernst, R. 2009. Mapping of a film grain removal algorithm to a heterogeneous reconfigurable architecture. In Proceedings of Design, Automation and Test in Europe (DATE). Google ScholarDigital Library
- Whitty, S., Sahlbach, H., Hurlburt, B., Putzke-Röming, W., and Ernst, R. 2010. Application-specific memory performance of a heterogeneous reconfigurable architecture. In Proceedings of Design, Automation and Test in Europe (DATE). Google ScholarDigital Library
- Wolf, M. E. and Lam, M. S. 1991. A data locality optimizing algorithm. Proceedings of the ACM SIGPLAN Conference on Programming Language Design and Implementation (PLDI'91). Google ScholarDigital Library
Index Terms
- MORPHEUS: A heterogeneous dynamically reconfigurable platform for designing highly complex embedded systems
Recommendations
Morpheus: A Vulnerability-Tolerant Secure Architecture Based on Ensembles of Moving Target Defenses with Churn
ASPLOS '19: Proceedings of the Twenty-Fourth International Conference on Architectural Support for Programming Languages and Operating SystemsAttacks often succeed by abusing the gap between program and machine-level semantics-- for example, by locating a sensitive pointer, exploiting a bug to overwrite this sensitive data, and hijacking the victim program's execution. In this work, we take ...
System Level Design for Embedded Reconfigurable Systems Using MORPHEUS Platform
ISVLSI '10: Proceedings of the 2010 IEEE Annual Symposium on VLSIThis paper presents a novel approach for designing embedded reconfigurable systems. It presents the MORPHEUS reconfigurable platform and associated toolset and how they can be used in practice for the development of advanced reconfigurable systems. The ...
Morpheus: making routing programmable
INM '07: Proceedings of the 2007 SIGCOMM workshop on Internet network managementThis paper presents Morpheus, a modular, open routing platform that supports flexible control of routing policies of a network. With Morpheus, network operators can realize many useful policies that are infeasible today through composition of multiple ...
Comments