Miguel Miranda Corbalan
ABSTRACT
Power/signal delivering network for 2D systems comprising a package and an Integrated Circuit (IC) are design tasks that can be concurrently handled today. Design iterations can be locally carried out in each subsystem part without the need to modify the other one's decisions. This is unfortunately not the case in 2.5D/3D stacked systems. Finer system integration technology, either via Through Silicon Stack (TSS) and/or Through Silicon Interposer (TSI), involves tighter evaluation of the coupling effects in the system-wide PDN impedance and Signal Integrity (SI) characteristics. If these interactions are not properly accounted early in the design cycle, undesired design loop iterations, affecting design productivity is possible. Therefore, new tools and flows incorporating abstracted physical information of the PDN and signal interconnect stack architecture are needed for early design exploration. This paper elaborates on the problems, tool flows and methods necessary to address these challenges for 2.5D/3D stacked systems.
- L. Smith, et al., "Chip--Package Resonance in Core Power Supply Structures for a High Power Microprocessor" In Proc. IPACK 2001.Google Scholar
- Joungho Kim et al, "Signal Integrity Design of TSV-Based 3D IC." Georgia Tech IPC 3D System Integration Workshop. 14 Jun 2010. http://www.ipc.gatech.edu/workshop/2010/5.pdfGoogle Scholar
- Mandy Jin et al. "3D Si Interposer Design and Electrical Performance Study." DesignCon 2013. 30 Jan 2013.Google Scholar
- http://www.apache-da.com/flows/chip-package-systemGoogle Scholar
- http://www.sigrity.com/products/xcitepi/xcitepi.htmGoogle Scholar
- http://www.cst.com/Content/Documents/Articles/article673/CST_Application_note_RichardSjiariel.pdf}Google Scholar
- R. Chen et al, "Analytical Model for the Rectangular Power-Ground Structure Including Radiation Loss", IEEE Trans. Electromagn. Compat., 47(1). pp. 10--16, Feb. 2005Google ScholarCross Ref
- T. Okoshi, et. al, "The segmentation method---An approach to the analysis of microwave planar circuits," IEEE Trans. Microwave Theory Tech. 24(10), pp. 662--668, Oct. 1976Google ScholarCross Ref
Index Terms
- Power and signal integrity challenges in 3D systems
Recommendations
Challenges in power-ground integrity
ICCAD '01: Proceedings of the 2001 IEEE/ACM international conference on Computer-aided designWith the advance of semiconductor manufacturing, EDA, and VLSI design technologies, circuits with increasingly higher speed are being integrated at an increasingly higher density. This trend causes correspondingly larger voltage fluctuations in the on-...
Modeling, analysis, and application of leakage induced damping effect for power supply integrity
Leakage power is becoming the dominant component of chip power consumption with continued CMOS scaling. An important but commonly unnoticed fact is that leaky transistors act as resistors that help dampen the mid-frequency power supply noise. This paper ...
Ultra-low-power signaling challenges for subthreshold global interconnects
Demand of power efficient circuits has grown significantly due to fast growth of battery operated portable applications. Though, subthreshold operation of device shows huge potential towards satisfying the ULP requirement, it holds many challenging ...
Comments