Yi Zhou
ABSTRACT
STT-RAM (Spin Transfer Torque Random Access Memory) has been extensively researched as a potential replacement of SRAM (Static RAM) as on-chip caches. Prior work has shown that STT-RAM caches can improve performance and reduce power consumption because of its advantages of high density, fast read speed, low standby power, etc. However, under the impact of process variations, using worst-case design can induce significant performance and power overhead in STT-RAM caches. In order to overcome the problem of process variations, we propose to apply the variable-latency access method to STT-RAM caches by introducing a variation-aware LRU (Least Recently Used) policy. Moreover, we show that simply applying traditional variable-latency access method is inefficient due to the read/write asymmetry. First, we demonstrate that a write-oriented data migration is preferred. Second, a block remapping is necessary to prevent some cache sets from being significantly affected by process variations. After using our techniques, the experimental results show that the performance can be improved by 13.8% and power consumption can be reduced by 14.1% compared to a prior approach [3].
- A. Agarwal, D. Blaauw, and V. Zolotov. Statistical timing analysis for intra-die process variations with spatial correlations. In Computer Aided Design, 2003. ICCAD-2003. International Conference on, pages 900--907, nov. 2003. Google Scholar
Digital Library
- A. Agarwal, D. Blaauw, V. Zolotov, S. Sundareswaran, M. Zhao, K. Gala, and R. Panda. Statistical delay computation considering spatial correlations. In Design Automation Conference, 2003. Proceedings of the ASP-DAC 2003. Asia and South Pacific, pages 271--276, jan. 2003. Google ScholarDigital Library
- M. Bennaser, Y. Guo, and C. Moritz. Data memory subsystem resilient to process variations. Very Large Scale Integration (VLSI) Systems, IEEE Transactions on, 16(12):1631--1638, dec. 2008. Google ScholarDigital Library
- Y. G. Choi, S. Yoo, S. Lee, and J. H. Ahn. Matching cache access behavior and bit error pattern for high performance low vcc l1 cache. In Design Automation Conference (DAC), 2011 48th ACM/EDAC/IEEE, pages 978--983, june 2011. Google ScholarDigital Library
- X. Dong, C. Xu, Y. Xie, and N. Jouppi. Nvsim: A circuit-level performance, energy, and area model for emerging nonvolatile memory. Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on, 31(7):994--1007, july 2012.Google ScholarDigital Library
- M. Hussain and M. Mutyam. Block remap with turnoff: A variation-tolerant cache design technique. In Design Automation Conference, 2008. ASPDAC 2008. Asia and South Pacific, pages 783--788, march 2008. Google ScholarDigital Library
- A. Jain, A. Shrivastava, and C. Chakrabarti. La-lru: A latency-aware replacement policy for variation tolerant caches. In VLSI Design (VLSI Design), 2011 24th International Conference on, pages 298--303, jan. 2011. Google ScholarDigital Library
- S. Ozdemir, A. Mallik, J. C. Ku, G. Memik, and Y. Ismail. Variable latency caches for nanoscale processor. In Supercomputing, 2007. SC '07. Proceedings of the 2007 ACM/IEEE Conference on, pages 1--10, nov. 2007. Google ScholarDigital Library
- G. Sun, C. Xu, and Y. Xie. Modeling and design exploration of fbdram as on-chip memory. In Design, Automation Test in Europe Conference Exhibition (DATE), 2012, pages 1507--1512, march 2012.Google Scholar
- G. Sun, Y. Zhang, Y. Wang, and Y. Chen. Improving energy efficiency of write-asymmetric memories by log style write. In Proceedings of the 2012 ACM/IEEE international symposium on Low power electronics and design, ISLPED '12, pages 173--178, New York, NY, USA, 2012. ACM. Google ScholarDigital Library
- Z. Sun, X. Bi, and H. Li. Process variation aware data management for stt-ram cache design. In Proceedings of the 2012 ACM/IEEE international symposium on Low power electronics and design, ISLPED '12, pages 179?184, New York, NY, USA, 2012. ACM. Google ScholarDigital Library
- Z. Sun, X. Bi, H. H. Li, W.-F. Wong, Z.-L. Ong, X. Zhu, and W. Wu. Multi retention level stt-ram cache designs with a dynamic refresh scheme. In Proceedings of the 44th Annual IEEE/ACM International Symposium on Microarchitecture, MICRO-44 '11, pages 329--338, New York, NY, USA, 2011. ACM. Google ScholarDigital Library
- W. Wen, Y. Zhang, Y. Chen, Y. Wang, and Y. Xie. Ps3-ram: A fast portable and scalable statistical stt-ram reliability analysis method. In Design Automation Conference (DAC), 2012 49th ACM/EDAC/IEEE, pages 1187--1192, june 2012. Google ScholarDigital Library
- M. Yamaoka and H. Onodera. A detailed vth-variation analysis for sub-100-nm embedded sram design. In SOC Conference, 2006 IEEE International, pages 315--318, sept. 2006.Google ScholarCross Ref
Index Terms
- Asymmetric-access aware optimization for STT-RAM caches with process variations
Recommendations
Preventing STT-RAM Last-Level Caches from Port Obstruction
Many new nonvolatile memory (NVM) technologies have been heavily studied to replace the power-hungry SRAM/DRAM-based memory hierarchy in today's computers. Among various emerging NVM technologies, Spin-Transfer Torque RAM (STT-RAM) has many benefits, ...
Endurance enhancement of write-optimized STT-RAM caches
MEMSYS '19: Proceedings of the International Symposium on Memory SystemsLow density and high leakage power of SRAM are the major setbacks for its scalability. Non-volatile memory (NVM) like spin-transfer torque random access memory (STT-RAM) is a suitable replacement for SRAM at the last level cache (LLC). NVM offers high ...
Architecting on-chip interconnects for stacked 3D STT-RAM caches in CMPs
ISCA '11Emerging memory technologies such as STT-RAM, PCRAM, and resistive RAM are being explored as potential replacements to existing on-chip caches or main memories for future multi-core architectures. This is due to the many attractive features these memory ...
Comments