skip to main content
10.1145/2483028.2483118acmconferencesArticle/Chapter ViewAbstractPublication PagesglsvlsiConference Proceedingsconference-collections
poster

High frame-rate low-power compressive sampling CMOS image sensor architecture: [extended abstract]

Published: 02 May 2013 Publication History

Abstract

A novel compressive sampling scheme suitable for highly scalable hardware implementation is presented. The prototype design is implemented in a 0.18μm standard CMOS technology and utilizes compressed acquisition to achieve high frame rates and maintain low power consumption. Specialized pixels, convenient for Comparator-Based Switched Capacitor readout are developed for this purpose. A custom measurement matrix generation algorithm is implemented which reduces in-pixel hardware complexity and performs measurement matrix generation in a single clock cycle. Per-column Differential Cyclic-ADCs based on the Zero-Crossing Detection (ZCD) technique are used to convert the analog image measurements. Physical IC design issues such as the required dynamic range, device noise, mismatch and non-linearity, are analyzed and their effects on compressed image acquisition are presented and discussed. The final simulation results show that the proposed 256x256 pixels architecture consumes 1.45mW at 250fps and 26.2mW at 8000fps. The proposed architecture can easily be scaled towards newer technology nodes and higher image resolutions.

References

[1]
A. Beck and M. Teboulle. Fast Iterative Shrinkage-Thresholding Algorithm for Linear Inverse Problems. SIAM Journal on Imaging Sciences, pages 183--202, 2009.
[2]
A. Chambolle. An Algorithm for Total Variation Minimization and Applications. Journal of Mathematical Imaging and Vision, 20:89--97, 2004.
[3]
E. J. Candes, M. B. Wakin. An Introduction to Compressive Sampling. IEEE Signal Processing Magazine, 25:21--30, March 2008.
[4]
J. K. Fiorenza, H. S. Lee et al. Comparator-Based Switched-Capacitor Circuits for Scaled CMOS Technologies. IEEE Journal of Solid-State Circuits (JSSC), 41:2658--2668, December 2006.
[5]
M. F. Duarte et al. Single-Pixel Imaging via Compressive Sampling. IEEE Signal Processing Magazine, 25:83--91, March 2008.
[6]
R. Robucci, J. Romberg, P. Hasler et al. Compressive Sensing on a CMOS Separable-Transform Image Sensor. Proceedings of the IEEE, 98:1089--1101, Jun 2010.
[7]
V. Majidzadeh, P. Vandergheynst, Y. Leblebici et al. A (256x256) Pixel 76.7mW CMOS Imager/Compressor Based on Real-Time In-Pixel Compressive Sensing. IEEE International Symposium on Circuits and Systems (ISCAS), pages 2956--2959, May 2010.
[8]
Y. M. Chi, A. Abbas et al. An Active Pixel CMOS Separable Transform Image Sensor. IEEE International Symposium on Circuits and Systems (ISCAS), pages 1281--1284, May 2009.
[9]
Y. Oike, A. E. Gamal. A 256x256 CMOS Image Sensor with Σ Δ Based Single-Shot Compressed Sensing. IEEE International Solid-State Circuits Conference (ISSCC), pages 386--388, February 2012.

Index Terms

  1. High frame-rate low-power compressive sampling CMOS image sensor architecture: [extended abstract]

    Recommendations

    Comments

    Information & Contributors

    Information

    Published In

    cover image ACM Conferences
    GLSVLSI '13: Proceedings of the 23rd ACM international conference on Great lakes symposium on VLSI
    May 2013
    368 pages
    ISBN:9781450320320
    DOI:10.1145/2483028

    Sponsors

    Publisher

    Association for Computing Machinery

    New York, NY, United States

    Publication History

    Published: 02 May 2013

    Permissions

    Request permissions for this article.

    Check for updates

    Author Tags

    1. cmos image sensor
    2. compressive sampling
    3. cyclic adc
    4. high frame rate
    5. image acquisition
    6. low-power

    Qualifiers

    • Poster

    Conference

    GLSVLSI'13
    Sponsor:

    Acceptance Rates

    GLSVLSI '13 Paper Acceptance Rate 76 of 238 submissions, 32%;
    Overall Acceptance Rate 312 of 1,156 submissions, 27%

    Upcoming Conference

    GLSVLSI '25
    Great Lakes Symposium on VLSI 2025
    June 30 - July 2, 2025
    New Orleans , LA , USA

    Contributors

    Other Metrics

    Bibliometrics & Citations

    Bibliometrics

    Article Metrics

    • 0
      Total Citations
    • 141
      Total Downloads
    • Downloads (Last 12 months)0
    • Downloads (Last 6 weeks)0
    Reflects downloads up to 15 Feb 2025

    Other Metrics

    Citations

    View Options

    Login options

    View options

    PDF

    View or Download as a PDF file.

    PDF

    eReader

    View online with eReader.

    eReader

    Figures

    Tables

    Media

    Share

    Share

    Share this Publication link

    Share on social media