skip to main content
10.1145/2536522.2536524acmotherconferencesArticle/Chapter ViewAbstractPublication PagesmicroConference Proceedingsconference-collections
keynote

Millimeter (mm)-wave wireless NoC as interconnection backbone for multicore chips: promises and challenges

Published: 08 December 2013 Publication History

Abstract

The continuing progress and integration levels in silicon technologies make complete end-user systems on a single chip possible. This massive level of integration makes modern multi-core chips all pervasive in domains ranging from weather forecasting, astronomical data analysis, and biological applications to consumer electronics and smart phones. NoCs have emerged as communication backbones to enable a high degree of integration in multi-core SoCs. Despite their advantages, an important performance limitation in traditional NoCs arises from planar metal interconnect-based multi-hop communications, wherein the data transfer between far-apart blocks causes high latency and power consumption. The latency, power consumption, and interconnect routing problems of NoCs can be simultaneously addressed by replacing multi-hop wired paths with high-bandwidth single-hop long-range wireless links. Recent investigations have established that the silicon integrated on-chip antenna operating in the millimeter wave range of a few tens to one hundred GHz is now a viable technology. Coupled with significant advances in mm-wave transceiver design, this opens up new opportunities for detailed investigations into wireless NoCs (WiNoCs). This talk will present methodologies and challenges for designing WiNoC architectures.
  1. Millimeter (mm)-wave wireless NoC as interconnection backbone for multicore chips: promises and challenges

    Recommendations

    Comments

    Information & Contributors

    Information

    Published In

    cover image ACM Other conferences
    NoCArc '13: Proceedings of the Sixth International Workshop on Network on Chip Architectures
    December 2013
    72 pages
    ISBN:9781450323703
    DOI:10.1145/2536522
    Permission to make digital or hard copies of part or all of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for third-party components of this work must be honored. For all other uses, contact the Owner/Author.

    Publisher

    Association for Computing Machinery

    New York, NY, United States

    Publication History

    Published: 08 December 2013

    Check for updates

    Qualifiers

    • Keynote

    Conference

    NoCArc '13
    NoCArc '13: Network on Chip Architectures
    December 8, 2013
    California, Davis, USA

    Acceptance Rates

    Overall Acceptance Rate 46 of 122 submissions, 38%

    Contributors

    Other Metrics

    Bibliometrics & Citations

    Bibliometrics

    Article Metrics

    • 0
      Total Citations
    • 0
      Total Downloads
    • Downloads (Last 12 months)0
    • Downloads (Last 6 weeks)0
    Reflects downloads up to 19 Feb 2025

    Other Metrics

    Citations

    View Options

    View options

    Figures

    Tables

    Media

    Share

    Share

    Share this Publication link

    Share on social media