ABSTRACT
Although most Network-on-Chip (NoC) designs are based on Packet Switching (PS), the importance of Circuit Switching (CS) should not be underestimated. Many MPSoC executing real-time applications require an underlying communication backbone that can relay messages from one node to another with guaranteed throughput. Compared to PS, CS can provide guaranteed throughput with lower area and power overheads. It is also highly suited for applications where nodes transfer long messages. Spatial Division Multiplexing (SDM) can allow more efficient use of available network resources by dividing them among multiple simultaneous transactions. The network developed by Vali [1] has three design variations based on the number of sub-channels, has a predictable connection setup time, and uses CS to provide guaranteed throughput once a connection is established. In this paper we use this network as a basis to study the effect of flexibility based on SDM, on the performance of a CS networks. A network evaluation platform has been developed to configure and evaluate networks with a maximum of 8 sub-networks, with each subnetwork comprising of 1, 2 or 4 sub-channels. We show that under uniform traffic pattern with requests of uniform random bandwidth (BW) requirement, a less flexible network outperforms a network with higher flexibility due to a phenomenon we call 'stray requests'. We conclude this paper by showing that under high network traffic, performance of our flexible networks can be as much as 113% better than HAGAR [2] and Liu's [3] network.
- A. Vali, "Design and Implementation of a Multi Channel Circuit-Switched Network-on-Chip," Master's Thesis at ICT, KTH, Stockholm, 2011.Google Scholar
- M. Winter and G. Fettweis, "Guaranteed service virtual channel allocation in NoCs for run-time task scheduling," in DATE Conference, 2011.Google Scholar
- S. Liu, A. Jantsch and Z. Lu, "Parallel probing: Dynamic and constant time setup procedure in circuit switching NoC," in DATE Conference, 2012. Google ScholarDigital Library
- A. K. Lusala and J. Legat, "A hybrid NoC combining SDM-TDM based circuit-switching with packet-switching for real-time applications," in IEEE 10th International New Circuits and Systems Conference (NEWCAS), 2012.Google Scholar
- A. Leroy, P. Marchal, D. Verkest, A. Shickova, F. Catthoor and F. Robert, "Spatial division multiplexing: a novel approach for guaranteed throughput on NoCs," in Hardware/Software Codesign and System Synthesis, 2005. Google ScholarDigital Library
- S. Liu, A. Jantsch and Z. Lu, "Analysis and evaluation of Circuit Switched NoC and Packet Switched NoC," in Conference, Digital System Design 2013. Google ScholarDigital Library
- M. Millberg, E. Nilsson, R. Thid, S. Kumar and A. Jantsch, "The Nostrum backbone-a communication protocol stack for Networks on Chip," in 17th International Conference on VLSI Design, 2004. Google ScholarDigital Library
- T. Marescaux and H. Corporaal, "Introducing the SuperGT Network-on-Chip; SuperGT QoS: more than just GT," in Design Automation Conference, 2007. Google ScholarDigital Library
- K. Goossens, J. Dielissen and A. Radulescu, "AEthereal network on chip: concepts, architectures, and implementations," Design Test of Computers, IEEE, vol. 22, no. 5, pp. 414--421, sept.-oct. 2005. Google ScholarDigital Library
- K.-C. Chang, J.-S. Shen and T.-F. Chen, "Evaluation and design trade-offs between circuit-switched and packet switched NOCs for application-specific SOCs," in Design Automation Conference, 2006. Google ScholarDigital Library
- M. Deivasigamani, S. Tabatabaei, N. Mustafa, H. Ijaz, H. Aslam, S. Liu and A. Jantsch, "Concept and design of exhaustive-parallel search algorithm for Network-on-Chip," in SOC Conference (SOCC), IEEE International, 2011.Google Scholar
- A. Leroy, D. Milojevic, D. Verkest, F. Robert and F. Catthoor, "Concepts and Implementation of Spatial Division Multiplexing for Guaranteed Throughput in Networks-on-Chip," Computers, IEEE Transactions on, vol. 57, no. 9, pp. 1182--1195, Sept. 2008. Google ScholarDigital Library
- P. Wolkotte, G. J. M. Smit, G. Rauwerda and L. Smit, "An Energy-Efficient Reconfigurable Circuit-Switched Network-on-Chip," in Parallel and Distributed Processing Symposium, 2005. Google ScholarDigital Library
- A. Lusala and J. Legat, "A hybrid NoC combining SDM-based circuit switching with packet switching for real-time applications," in NORCHIP, 2010.Google Scholar
- A. Ejaz, "Enhancement and Evaluation of Multi-Channel Circuit Switched Network on Chip," Masters Thesis at ICT KTH, Stockholm, 2013.Google Scholar
- J. M. Rabaey, A. Chandrakasan and B. Nikolic, Digital integrated circuits - A design perspective, 2nd ed., 2002.Google Scholar
Index Terms
- Costs and benefits of flexibility in spatial division circuit switched networks-on-chip
Recommendations
A SDM-TDM-Based Circuit-Switched Router for On-Chip Networks
This article proposes a circuit-switched router that combines Spatial Division Multiplexing (SDM) and Time Division Multiplexing (TDM) in order to increase path diversity in the router while sharing channels among multiple connections. In this way, the ...
Circuit-Switched Coherence
NOCS '08: Proceedings of the Second ACM/IEEE International Symposium on Networks-on-ChipOur characterization of a suite of commercial and scientific workloads on a 16-core cache-coherent chip multiprocessor (CMP) shows that overall system performance is sensitive to on-chip communication latency, and can degrade by 20% or more due to long ...
A hybrid packet-circuit switched router for optical network on chip
The increasing number of Intellectual Property (IP) cores challenges the traditional electrical Network on Chip (NoC). Silicon nanophotonics becomes a leading technology because of offering several benefits for NoC. Also, On-chip services, including ...
Comments