skip to main content
10.1145/2536522.2536532acmotherconferencesArticle/Chapter ViewAbstractPublication PagesmicroConference Proceedingsconference-collections
research-article

A first effort for a distributed segment-based approach on self-assembled nano networks

Published: 08 December 2013 Publication History

Abstract

In this paper we present DiSR, a first effort for a distributed segment-based approach to routing and defect mapping in a nano-scale, topology agnostic scenario based on DNA self-assembly. The main aim is exploiting the already-proven qualities of segment-based routing without neither requiring a topology graph as input, nor needing a centralized algorithm to configure network paths. After introducing the conceptual elements and the execution model of DiSR, we show how the opensource Nanoxim platform has been used to evaluate the proposed approach in the process of discovering irregular network topology while establishing network segments. Results show how DiSR still preserves some important properties (coverage, defect tolerance, scalability) while avoiding centralized tree-based broadcasting and resource hungry solutions such as virtual channels and hardware redundancy. Finally, we analyzed a first, not yet optimised gate-level hardware implementation of the required control logic and storage for DiSR, demonstrating a relatively acceptable impact ranging from 10 to about 20% of the budget of transistors available for each node.

References

[1]
G. Ascia, V. Catania, A. G. Di Nuovo, M. Palesi, and D. Patti. Performance evaluation of efficient multi-objective evolutionary algorithms for design space exploration of embedded computer systems. Appl. Soft Comput., 11(1): 382--398, Jan. 2011.
[2]
A. Bachtold, P. Hadley, T. Nakanishi, and C. Dekker. Logic circuits with carbon nanotube transistors. Science, 294(5545): 1317--1320, 2001.
[3]
L. Cherkasova, V. Kotov, and T. Rokicki. Fibre channel fabrics: Evaluation and design. In System Sciences, 1996., Proceedings of the Twenty-Ninth Hawaii International Conference on, volume 1, pages 53--62. IEEE, 1996.
[4]
Y. Cui and C. M. Lieber. Functional nanoscale electronic devices assembled using silicon nanowire building blocks. science, 291(5505): 851--853, 2001.
[5]
J. Duato. A theory of fault-tolerant routing in wormhole networks. Parallel and Distributed Systems, IEEE Transactions on, 8(8): 790--802, 1997.
[6]
M. Ebrahimi, M. Daneshtalab, J. Plosila, and H. Tenhunen. Minimal-path fault-tolerant approach using connection-retaining structure in networks-on-chip. In Networks on Chip (NoCS), 2013 Seventh IEEE/ACM International Symposium on, pages 1--8, 2013.
[7]
F. Fazzino, M. Palesi, and D. Patti. Noxim simulator. http://noxim.sourceforge.net.
[8]
J. Flich and J. Duato. Logic-based distributed routing for nocs. Computer Architecture Letters, 7(1): 13--16, 2008.
[9]
M. E. Gomez, J. Duato, J. Flich, P. Lopez, A. Robles, N. A. Nordbotten, O. Lysne, and T. Skeie. An efficient fault-tolerant routing methodology for meshes and tori. Computer Architecture Letters, 3(1): 3--3, 2004.
[10]
A. Kohler, G. Schley, and M. Radetzki. Fault tolerant network on chip switching with graceful performance degradation. Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on, 29(6): 883--896, 2010.
[11]
M. Koibuchi, H. Matsutani, H. Amano, and T. M. Pinkston. A lightweight fault-tolerant mechanism for network-on-chip. In Proceedings of the Second ACM/IEEE International Symposium on Networks-on-Chip, pages 13--22. IEEE Computer Society, 2008.
[12]
C. Liu, L. Zhang, Y. Han, and X. Li. A resilient on-chip router design through data path salvaging. In Proceedings of the 16th Asia and South Pacific Design Automation Conference, pages 437--442. IEEE Press, 2011.
[13]
Y. Liu, C. Dwyer, and A. R. Lebeck. Routing in self-organizing nano-scale irregular networks. J. Emerg. Tech. Comp. Sys., 6(1): 1--21, Mar. 2008.
[14]
A. Mejia, J. Flich, J. Duato, S.-A. Reinemo, and T. Skeie. Segment-based routing: An efficient fault-tolerant routing algorithm for meshes and tori. In International Parallel and Distributed Processing Symposium, Rhodos, Grece, Apr. 25--29 2006.
[15]
D. Patti. Nanoxim: Nanonetwork simulator. http://https://code.google.com/p/nanoxim/.
[16]
J. P. Patwardhan, C. Dwyer, A. R. Lebeck, and D. J. Sorin. Evaluating the connectivity of self-assembled networks of nano-scale processing elements. In In IEEE International Workshop on Design and Test of Defect-Tolerant Nanoscale Architectures (NANOARCH 05), 2005.
[17]
J. P. Patwardhan, C. Dwyer, A. R. Lebeck, and D. J. Sorin. Nana: A nano-scale active network architecture. J. Emerg. Technol. Comput. Syst., 2(1): 1--30, Jan. 2006.
[18]
C. Pistol, W. Chongchitmate, C. Dwyer, and A. R. Lebeck. Architectural implications of nanoscale integrated sensing and computing. In Proceedings of the 14th international conference on Architectural support for programming languages and operating systems, ASPLOS XIV, pages 13--24, New York, NY, USA, 2009. ACM.
[19]
J. C. Sancho, A. Robles, and J. Duato. A flexible routing scheme for networks of workstations. In High Performance Computing, pages 260--267. Springer, 2000.
[20]
J. C. Sancho, A. Robles, J. Flich, P. Lopez, and J. Duato. Effective methodology for deadlock-free minimal routing in infiniband networks. In Parallel Processing, 2002. Proceedings. International Conference on, pages 409--418. IEEE, 2002.
[21]
M. D. Schroeder, A. D. Birrell, M. Burrows, H. Murray, R. M. Needham, T. L. Rodeheffer, E. H. Satterthwaite, and C. P. Thacker. Autonet: a high-speed, self-configuring local area network using point-to-point links. IEEE Journal on Selected Areas in Communications, 9(8): 1318--1335, 1991.
[22]
N. C. Seeman. Dna engineering and its application to nanotechnology. Trends in biotechnology, 17(11): 437--443, 1999.
[23]
T. Skeie, O. Lysne, J. Flich, P. Lopez, A. Robles, and J. Duato. Lash-tor: A generic transition-oriented routing algorithm. In Parallel and Distributed Systems, 2004. ICPADS 2004. Proceedings. Tenth International Conference on, pages 595--604. IEEE, 2004.
[24]
T. Skeie, O. Lysne, and I. Theiss. Layered shortest path (lash) routing in irregular system area networks. In ipdps, volume 2, page 194. Citeseer, 2002.
[25]
S. J. Tans, A. R. Verschueren, and C. Dekker. Room-temperature transistor based on a single carbon nanotube. Nature, 393(6680): 49--52, 1998.
[26]
E. Winfree, F. Liu, L. A. Wenzler, and N. C. Seeman. Design and self-assembly of two-dimensional dna crystals. Nature, 394(6693): 539--544, 1998.
[27]
H. Yan, S. H. Park, G. Finkelstein, J. H. Reif, and T. H. LaBean. Dna-templated self-assembly of protein arrays and highly conductive nanowires. Science, 301(5641): 1882--1884, 2003.

Cited By

View all
  • (2017)Computational requirements for nano-machinesProceedings of the 4th ACM International Conference on Nanoscale Computing and Communication10.1145/3109453.3109458(1-6)Online publication date: 27-Sep-2017
  • (2017)Embedding space-constrained quantum-dot cellular automata in three-dimensional tile-based self-assembly systemsProceedings of the 4th ACM International Conference on Nanoscale Computing and Communication10.1145/3109453.3109457(1-6)Online publication date: 27-Sep-2017

Index Terms

  1. A first effort for a distributed segment-based approach on self-assembled nano networks

    Recommendations

    Comments

    Information & Contributors

    Information

    Published In

    cover image ACM Other conferences
    NoCArc '13: Proceedings of the Sixth International Workshop on Network on Chip Architectures
    December 2013
    72 pages
    ISBN:9781450323703
    DOI:10.1145/2536522
    Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

    Publisher

    Association for Computing Machinery

    New York, NY, United States

    Publication History

    Published: 08 December 2013

    Permissions

    Request permissions for this article.

    Check for updates

    Author Tags

    1. deadlock
    2. nanotechnology
    3. routing
    4. self-assembly

    Qualifiers

    • Research-article

    Conference

    NoCArc '13
    NoCArc '13: Network on Chip Architectures
    December 8, 2013
    California, Davis, USA

    Acceptance Rates

    Overall Acceptance Rate 46 of 122 submissions, 38%

    Contributors

    Other Metrics

    Bibliometrics & Citations

    Bibliometrics

    Article Metrics

    • Downloads (Last 12 months)3
    • Downloads (Last 6 weeks)1
    Reflects downloads up to 19 Feb 2025

    Other Metrics

    Citations

    Cited By

    View all
    • (2017)Computational requirements for nano-machinesProceedings of the 4th ACM International Conference on Nanoscale Computing and Communication10.1145/3109453.3109458(1-6)Online publication date: 27-Sep-2017
    • (2017)Embedding space-constrained quantum-dot cellular automata in three-dimensional tile-based self-assembly systemsProceedings of the 4th ACM International Conference on Nanoscale Computing and Communication10.1145/3109453.3109457(1-6)Online publication date: 27-Sep-2017

    View Options

    Login options

    View options

    PDF

    View or Download as a PDF file.

    PDF

    eReader

    View online with eReader.

    eReader

    Figures

    Tables

    Media

    Share

    Share

    Share this Publication link

    Share on social media