skip to main content
10.1145/2536522.2536535acmotherconferencesArticle/Chapter ViewAbstractPublication PagesmicroConference Proceedingsconference-collections
research-article

Empirical and theoretical lower bounds on energy consumption for networks on chip

Published: 08 December 2013 Publication History

Abstract

This paper focuses on the network on chip of multi-core systems and proposes empirical and theoretical lower bounds on the energy consumption of applications. The empirical method consists of an linear programming model that simultaneously reduces communication distances and network traffic. When applied to standard benchmarks, our method shows that locality exploitation can lead to 50% energy reduction on average compared to no optimization. The theoretical lower bound is based on the Rent's rule model from VLSI design, and is obtained analytically from the communication graph structure of applications. The theoretical results show excellent agreement with the empirical lower bound.

References

[1]
J. A. Davis, V. K. De, and J. D. Meindl. A stochastic wire-length distribution for gigascale integration (GSI) - Part I: Derivation and validation. IEEE Transactions on Electron Devices, VOL 45(3): 580--589, 1998.
[2]
D. Greenfield, A. Banerjee, J.-G. Lee, and S. Moore. Implications of Rent's rule for NoC design and its fault-tolerance. In Proceedings of the First International Symposium on Networks-on-Chip (NOCS'07), 2007.
[3]
W. Heirman, J. Dambre, D. Stroobandt, and J. Campenhout. Rent's rule and parallel programs: Characterizing network traffic behavior. In Proceedings of the 2008 International Workshop on System Level Interconnect Prediction, SLIP'08, 2008.
[4]
Y. Hoskote, S. Vangal, A. Singh, N. Borkar, and S. Borkar. A 5-GHz mesh interconnect for a teraflops processor. IEEE MICRO, 27(5): 51--61, 2007.
[5]
J. Hu and R. Marculescu. Energy-aware mapping for tile-based NOC architectures under performance constraints. In Proceedings of ASP-Design Automation Conference, pages 233--239, 2003.
[6]
A. Kahng, B. Li, L. Peh, and K. Samadi. Orion 2.0: A fast and accurate NOC power and area model for early-stage design space exploration. In Design, Automation, and Test in Europe, pages 423--428, 2009.
[7]
T. Mattson, M. Riepen, T. Lehnig, P. Brett, W. Haas, P. Kennedy, J. Howard, S. Vangal, N. Borkar, G. Ruhl, et al. The 48-core scc processor: the programmer's view. In Proceedings of the 2010 ACM/IEEE International Conference for High Performance Computing, Networking, Storage and Analysis, pages 1--11. IEEE Computer Society, 2010.
[8]
J. Miller, H. Kasture, G. Kurian, C. Gruenwald, N. Beckmann, C. Celio, J. Eastep, and A. Agarwal. Graphite: A distributed parallel simulator for multicores. In High Performance Computer Architecture (HPCA), 2010 IEEE 16th International Symposium on, pages 1--12, 2010.
[9]
M. B. Taylor, J. Kim, J. Miller, D. Wentzlaff, F. Ghodrat, B. Greenwald, H. Hoffman, P. Johnson, J.-W. Lee, and W. Lee. The Raw microprocessor: A computational fabric for software circuits and general purpose programs. IEEE MICRO, 22(PART 2): 25--35, 2002.
[10]
S. Woo, M. Ohara, E. Torrie, J. Singh, and A. Gupta. The splash-2 programs: Characterization and methodological considerations. In Proceedings of the 22nd annual international symposium on Computer architecture, pages 24--36, 1995.

Index Terms

  1. Empirical and theoretical lower bounds on energy consumption for networks on chip

    Recommendations

    Comments

    Information & Contributors

    Information

    Published In

    cover image ACM Other conferences
    NoCArc '13: Proceedings of the Sixth International Workshop on Network on Chip Architectures
    December 2013
    72 pages
    ISBN:9781450323703
    DOI:10.1145/2536522
    Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

    Publisher

    Association for Computing Machinery

    New York, NY, United States

    Publication History

    Published: 08 December 2013

    Permissions

    Request permissions for this article.

    Check for updates

    Author Tags

    1. Rent's rule
    2. energy
    3. lower-bound
    4. multi-core
    5. network on chip
    6. traffic locality

    Qualifiers

    • Research-article

    Conference

    NoCArc '13
    NoCArc '13: Network on Chip Architectures
    December 8, 2013
    California, Davis, USA

    Acceptance Rates

    Overall Acceptance Rate 46 of 122 submissions, 38%

    Contributors

    Other Metrics

    Bibliometrics & Citations

    Bibliometrics

    Article Metrics

    • 0
      Total Citations
    • 91
      Total Downloads
    • Downloads (Last 12 months)1
    • Downloads (Last 6 weeks)0
    Reflects downloads up to 17 Feb 2025

    Other Metrics

    Citations

    View Options

    Login options

    View options

    PDF

    View or Download as a PDF file.

    PDF

    eReader

    View online with eReader.

    eReader

    Figures

    Tables

    Media

    Share

    Share

    Share this Publication link

    Share on social media