Anshul Singh
Abstract
Quick and accurate error-rate prediction of Probabilistic CMOS (PCMOS) circuits is crucial for their systematic design and performance evaluation. While still in the early stage of research, PCMOS has shown potential to drastically reduce energy consumption at a cost of increased errors. Recently, a methodology has been proposed which could predict the error rates of cascade structures of blocks in PCMOS. This methodology requires error rates of unique blocks to predict the error rates of multiblock cascade structures composed of these unique blocks. In this article we present a new model for characterization of probabilistic circuits/blocks and present a procedure to find and characterize unique circuits/blocks. Unlike prior approaches, our new model distinguishes distinct filtering effects per output, thereby improving prediction accuracy by an average of 95% over the prior art by Palem and coauthors. Furthermore, we show two models where our new model with three stages is 18% more accurate, on average, than our simpler two-stage model. We apply our proposed models to Ripple Carry Adders and Wallace Tree Multipliers and show that using our models, the methodology of cascade structures can predict error rates of PCMOS circuits with reasonable accuracy (within 9%) in PCMOS for uniform voltages as well as multiple voltages. Finally, our approach takes seconds of simulation time whereas using HSPICE would take days of simulation time.
- Amusan, O. A., Witulski, A. F., Massengill, L. W., Bhuva, B. L., Fleming, P. R., Alles, M. L., Seternberg, A. L., Black, J. D., and Schrimpf, R. D. 2006. Charge collection and charge sharing in an 130 nm CMOS technology. IEEE Trans. Nucl. Sci. 53, 3253--3258.Google Scholar
Cross Ref
- Bhanu, A., Lau, M. S. K., Ling, K. V., Mooney III, V. J., and Singh, A. 2010. A more precise model of noise based PCMOS errors. In Proceedings of the 5th IEEE International Symposium on Electronic Design, Test and Application (DELTA'10). 99--102. Google ScholarDigital Library
- Borkar, S., Karnik, T., Narendra, S., Tschanz, J., Keshavarzi, A., and De, V. 2003. Parameter variations and impact on circuits and micro-architecture. In Proceedings of the Design Automation Conference. 338--342. Google ScholarDigital Library
- Burnett, D., Higman, J., Hoefler, A., Li, C., and Kuhn, P. 2002. Variation in natural threshold voltage of NVM circuits due to dopant fluctuations and its impact on reliability. In Proceedings of the International Electron Devices Meeting. 529--532.Google Scholar
- Chakrapani, L. N., Muntimadugu, K. K., Lingamneni, A., George, J., and Palem K. V. 2008. Highly energy and performance efficient embedded computing through approximately correct arithmetic: A mathematical foundation and preliminary experimental validation. In Proceedings of the International Conference on Compilers, Architecture and Synthesis for Embedded Systems. 187--196. Google ScholarDigital Library
- Elgamel, M. A. and Bayoumi, M. A. 2003. Interconnect noise analysis and optimization in deep submicron technology. IEEE Circ. Syst. Mag. 3, 6--17.Google ScholarCross Ref
- George, J., Marr, B., Akgul, B. E. S., and Palem, K. V. 2006. Probabilistic arithmetic and energy efficient embedded signal processing. In Proceedings of CASES. 158--168. Google ScholarDigital Library
- ITRI. 2009. International Technology Roadmap for Semiconductors. Design Technology Challenges, Crosscutting Challenge 5, http://www.itrs.net.Google Scholar
- Kish, L. B. 2002. End of Moore's law: thermal (noise) death of integration in micro and nano electronics Physics Letters A. 305, 144--149Google Scholar
- Korkmax, P., Akgul, B. E. S., Palem, K. V., and Chakrapani, L. N. 2006. Advocating noise as an agent for ultra-low energy computing: probabilistic complementary metal-oxided-semiconductor devices and their characteristics. Jpn. J. Appl. Phys. 45, 4, 3307--3316.Google ScholarCross Ref
- Korkmaz, P., Akgul, B. E. S., and Palem, K. V. 2008. Energy, performance, and probability tradeoffs for energy-efficient probabilistic CMOS circuits. IEEE Trans. Cir. Syst. Regul. Pap. 55, 8, 2249--2262.Google ScholarCross Ref
- Lau, M. S. K., Ling, K. V., Chu, Y. C., and Bhanu, A. 2010a. A general mathematical model of probabilistic ripple-carry adders. In Proceedings of the Design Automation and Test in Europe Conference (DATE'10). 1100--1105. Google ScholarDigital Library
- Lau, M. S. K., Ling, K. V., Chu, Y. C., and Bhanu, A. 2010b. Modeling of probabilistic ripple-carry adders. In Proceedings of the 5th IEEE International Symposium on Electronic Design, Test and Application. 201--206. Google ScholarDigital Library
- Lau, M., Ling, K. V., Bhanu, A., and Mooney III, V. J. 2010c. Error rate prediction for probabilistic circuits with more general structures. In Proceedings of the 16th Workshop on Synthesis and System Integration of Mixed Information technologies (SASIMI'10). 220--225.Google Scholar
- Lingamneni, A., Enz, C., Nagel, J. L., Palem, K., and Piguet, C. 2011. Energy parsimonious circuit design through probabilistic pruning. In Proceedings of the Design Automation and Test in Europe Conference. 1--6.Google Scholar
- Moore, G. E. 1965. Cramming more components onto integrated circuits. Electronics Mag. 114--117.Google Scholar
- Natori, K. and Sano, N. 1998. Scaling limit of digital circuits due to thermal noise. J. Appl. Phys. 83, 5019--5024.Google ScholarCross Ref
- Palem, K. V. 2005. Energy aware computing through probabilistic switching: A study of limits. IEEE Trans. Comput. 54, 9, 1123--1137. Google ScholarDigital Library
- Sano, N. 2000. Increasing importance of electronic thermal noise in sub-0.1mm Si-MOSFETs. IEICE Trans. Electron. E83-C, 1203--1211.Google Scholar
- Singh, A., Basu, A., Ling, K. V., and Mooney III, V. J. 2011. Modeling multi-output filtering effects in PCMOS. In Proceedings of the International Symposium on VLSI Design, Automation & Test. 414--417.Google ScholarCross Ref
- Stein, K. U. 1977. Noise-induced error rate as a limiting factor for energy per operation in digital ICs. IEEE J. Solid-State Circuits 12, 527--530.Google ScholarCross Ref
Index Terms
- Models for characterizing noise based PCMOS circuits
Recommendations
Crosstalk noise mitigation using a transmission gate with varied gate bias
AbstractDue to scaling effects, integrated circuits are becoming increasingly more sensitive to noise and delay effects caused by interconnect coupling. Crosstalk noise has now become a critical design and verification issue in deep submicron designs. ...
Noise-tolerant quantum MOS circuits using resonant tunneling devices
Resonant tunneling devices are promising candidates for comingling with traditional CMOS circuits, yielding better performance in terms of reduced silicon area, faster circuit speeds, lower power consumption, and improved circuit noise margin. These ...
Characterizing within-die variation from multiple supply port IDDQ measurements
ICCAD '09: Proceedings of the 2009 International Conference on Computer-Aided DesignThe importance of within-die process variation and its impact on product yield has increased significantly with scaling. Within-die variation is typically monitored by embedding characterization circuits in product chips. In this work, we propose a ...
Comments