Bertrand Le Gal
Abstract
Rapid prototyping is an important step in the development and the verification of computationally demanding tasks of digital communication systems, such as Forward Error Correction (FEC) decoding. The goal is to replace time-consuming simulations based on abstract models of the system with real-time experiments under real-world conditions. GPU-like architecture is a promising approach to fully exploit the potential of FPGA-based acceleration platforms. In this article, an application-specific GPU-like architecture and a complete compilation framework for decoding LDPC codes are proposed. The interest in an application-specific GPU in comparison with current GPUs is detailed. Finally, real-time experimentations demonstrate the potential of the GPU-like decoder to investigate both algorithmic and architectural issues.
- Cheng-Chun Chang, Yang-Lang Chang, Min-Yu Huang, and Bormin Huang. 2011. Accelerating Regular LDPC code decoders on GPUS. IEEE J. Select. Topics Appl. Earth Observ. Remote Sens. 4, 3, 653--659.Google Scholar
Cross Ref
- J. Chen and M. Fossorier. 2002. Density evolution of two improved BP-based algorithms for LDPC decoding. IEEE Commun. Lett. 6, 5, 208--210.Google ScholarCross Ref
- G. Falcao, J. Andrade, V. Silva, and L. Sousa. 2011a. GPU-based DVB-S2 LDPC decoder with high throughput and fast error floor detection. Electron. Lett. 47, 9, 542--543.Google ScholarCross Ref
- G. Falcao, J. Andrade, V. Silva, S. Yamagiwa, and L. Sousa. 2013. Stressing the BER simulation of LDPC codes in the error floor region using GPU clusters. In Proceedings of the International Symposium Wireless Communication System (ISWCS).Google Scholar
- G. Falcao, L. Sousa, and V. Silva. 2011a. Massively LDPC Decoding on Multicore Architectures. IEEE Trans. Parallel Distrib. Syst. 22, 2, 309--322. Google ScholarDigital Library
- G. Falcao, S. Yamagiwaand, V. Silva, and L. Sousa. 2009. Parallel LDPC decoding on GPUs using a stream-based computing approach. J. Comput. Sci. Technol. 24, 5, 913--924. Google ScholarDigital Library
- M. P. C. Fossorier, M. Mihaljevic, and H. Imai. 1999. Reduced complexity iterative decoding of low-density parity check codes based on belief propagation. IEEE Trans. Commun. 47, 5, 673--680.Google ScholarCross Ref
- R. G. Gallager. 1962. Low density parity check codes. IRE Trans. Inf. Theory 8, 1, 21--28.Google ScholarCross Ref
- F. Guilloud, E. Boutillon, and J. L. Danger. 2003. λ-min decoding algorithm of regular and irregular LDPC codes. In Proceedings of the 3rd International Symposium on Turbo Codes and Related Topics. 451--454.Google Scholar
- F. Guilloud, E. Boutillon, J. Tousch, and J. L. Danger. 2007. Generic description and synthesis of LDPC Decoders. IEEE Trans. Commun. 55, 11, 2084--2091.Google ScholarCross Ref
- D. E. Hocevar. 2004. A reduced complexity decoder architecture via layered decoding of LDPC codes. In Proceedings of the IEEE Workshop on Signal Processing Systems (SIPS'04). 107--112.Google ScholarCross Ref
- H. Ji, J. Cho, and W. Sung. 2011. Memory access optimized implementation of cyclic and quasi-cyclic LDPC codes on a GPGPU. J. Signal Process. Syst. 64, 1, 149--159. Google ScholarDigital Library
- C. Jones, E. Valles, M. Smith, and J. Villasenor. 2003. Approximate-min* constraint node updating for LDPC code decoding. In Proceedings of the IEEE Military Communication Conference. 157--162. Google ScholarDigital Library
- Soonyoung Kang and Jaekyun Moon. 2012. Parallel LDPC decoder implementation on GPU based on unbalanced memory coalescing. In Proceedings of the IEEE International Conference on Communications (ICC'12). 3692--3697.Google ScholarCross Ref
- F. R. Kschischang, B. J. Frey, and H. A. Loeliger. 2001. Factor graphs and the sum-product algorithm. IEEE Trans. Inf. Theory 47, 2. Google ScholarDigital Library
- C. Marchand, L. Conde-Canencia, and E. Boutillon. 2011. Architecture and finite precision optimization for layered LDPC decoders. J. Signal Process. Syst. 65, 2, 185--197. Google ScholarDigital Library
- F. J. Martínez-Zaldívar, A. M. Vidal-Maciá, A. Gonzalez, and V. Almenar. 2011. Tridimensional block multiword LDPC decoding on GPUs. J. Supercomput. 58, 3, 314--322.Google ScholarCross Ref
- P. Murugappa, J. Bazin, A. Baghdadi, and M. Jezequel. 2012. FPGA prototyping and performance evaluation of multi-standard turbo/LDPC encoding and decoding. In Proceedings of the 23rd IEEE International Symposium on Rapid System Prototyping (RSP). 143--148.Google Scholar
- J. D. Owens, D. Luebke, N. Govindaraju, M. Harris, J. Kruger, A. E. Lefohn, and T. J. Purcell. 2007. A survey of general-purpose computation on graphics hardware. Comput. Graphics Forum 26, 1, 80--113.Google ScholarCross Ref
- Merve Peyic, Hakan Baba, Erdem Guleyuboglu, Ilker Hamzaoglu, and Mehmet Keskinoz. 2012. A low power multi-rate decoder hardware for IEEE 802.11n LDPC codes. Microprocess. Microsyst. 36, 3, 159--166. Google ScholarDigital Library
- Steve Rhoads. 2011. Plasma 32-bit softcore. Tech. rep. http://www.plasmacpu.no-ip.org.Google Scholar
- Kyung-Wook Shin and Hae-Ju Kim. 2012. A Multi-mode LDPC decoder for IEEE 802.16e mobile WiMAX. J. Semiconduct. Technol. Sci. 12, 1, 24--33.Google ScholarCross Ref
- Guohui Wang, Michael Wu, Yang Sun, and Joseph R. Cavallaro. 2011a. GPU accelerated scalable parallel decoding of LDPC codes. In Proceedings of the IEEE Asilomar Conference on Signals, Systems, and Computers. 2053--2057.Google Scholar
- G. Wang, M. Wu, Y. Sun, and J. R. Cavallaro. 2011b. A massively parallel implementation of QC-LDPC decoder on GPU. In Proceedings of the 9th IEEE Symposium on Application Specific Processors. 82--85. Google ScholarDigital Library
- G. Wang, M. Wu, B. Yin, and J. R. Cavallaro. 2013. High throughput low latency LDPC decoding on GPU for SDR systems. In Proceedings of the IEEE Global Conference on Signal and Information Processing (GlobalSIP).Google Scholar
- S. Wang, S. Cheng, and Q. Wu. 2008. A parallel decoding algorithm of LDPC codes using CUDA. In Proceedings of the 42nd Asilomar Conference on Signals Systems and Computers. 171--175.Google Scholar
- Chen Xiaoheng, Jingyu Kang, Shu Lin, and Venkatesh Akella. 2011. Memory system optimization for FPGA-based implementation of quasi-cyclic LDPC codes decoders. IEEE Trans. Circuits Syst. I: Regular Papers 58, 1, 98--111.Google ScholarCross Ref
- Yan Ying, Kaidi You, Liyang Zhou, Heng Quan, and Xiaoyang Zeng. 2012. A pure software LDPC decoder on a multi-core processor platform with reduced inter-processor communication cost. In Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS). 2609--2612.Google ScholarCross Ref
Index Terms
- GPU-like on-chip system for decoding LDPC codes
Recommendations
VLSI Implementation of decoding algorithms using EG-LDPC Codes
The LDPC codes are Shannon Limit codes that can achieve low bit error rates for SNR applications. The features of LDPC Codes are reduction in the decoding time, latency and as well as no error-floors at high SNRs. The proposed algorithms are SBF, MSA, ...
Massive parallel LDPC decoding on GPU
PPoPP '08: Proceedings of the 13th ACM SIGPLAN Symposium on Principles and practice of parallel programmingLow-Density Parity-Check (LDPC) codes are powerful error correcting codes (ECC). They have recently been adopted by several data communication standards such as DVB-S2 and WiMax. LDPCs are represented by bipartite graphs, also called Tanner graphs, and ...
Wyner-Ziv coding based on TCQ and LDPC codes
This paper considers trellis coded quantization (TCQ) and low-density parity-check (LDPC) codes for the quadratic Gaussian Wyner-Ziv coding problem. After TCQ of the source X, LDPC codes are used to implement Slepian-Wolf coding of the quantized source Q(...
Comments