skip to main content
10.1145/2540708.2540723acmconferencesArticle/Chapter ViewAbstractPublication PagesmicroConference Proceedingsconference-collections
research-article

Implicit-storing and redundant-encoding-of-attribute information in error-correction-codes

Published: 07 December 2013 Publication History

Abstract

This paper proposes implicit-storing to extend the logical capacity of a memory array without increasing its physical capacity by leveraging the array's error-correction-codes to infer the implicitly stored bits. Implicit-storing is related to error-code-tagging, a technique that distinguishes between faults in data and invariant attributes of a location when the attributes are not stored in the memory array but are encoded in the error-correction-codes. Both error-code-tagging and implicit-storing cause a code-strength reduction due to their encoding of additional information in the code meant to only protect data.
Redundant-encoding-of-attributes is introduced to improve the strength of a code by encoding same information in multiple codewords in a cache or memory. We demonstrate how EREA and IREA, two derivatives of redundant-encoding, alleviate the code-strength reduction experienced by error-code-tagging and implicit-storing respectively.
Implementing the proposed methods requires minor modifications in the encoding and decoding logic of the baseline error-correction scheme used in this work. The paper discusses several uses of the proposed schemes to help demonstrate their usefulness.

References

[1]
Artisan Memory Compilers. www.arm.com/products/physical-ip/embedded-memory-ip, 2013.
[2]
Cortex-A9 technical reference manual. infocenter.arm.com, 2010.
[3]
Cortex-r4 and cortex-r4f technical reference manual. infocenter.arm.com, 2010.
[4]
J. Abella, P. Chaparro, X. Vera, J. Carretero, and A. González. On-line failure detection and confinement in caches. In IOLTS, pages 3--9, 2008.
[5]
AMD Corporation. BIOS and Kernel Developer's Guide for AMD NPT Family 0Fh Processors, 2009. Order Number> 32559 Rev. 3.16 Nov. 2009.
[6]
S. Borkar, T. Karnik, S. Narendra, J. Tschanz, A. Keshavarzi, and V. De. Parameter variations and impact on circuits and microarchitecture. In DAC '03, pages 338--342, 2003.
[7]
K. Bowman, J. Tschanz, C. Wilkerson, S.-L. Lu, T. Karnik, V. De, and S. Borkar. Circuit techniques for dynamic variation tolerance. In DAC46, pages 4--7, New York, NY, USA, 2009. ACM.
[8]
A. Dixit and A. Wood. The impact of new technology on soft error rates. In SELSE11, Mar. 2011.
[9]
P. Elias. Coding for two noisy channels. In The 3rd London Symposium, Information Theory, pages 61--76, 1955.
[10]
R. H. Gumpertz. Combining tags with error codes. In ISCA, 1983.
[11]
R. W. Hamming. Error detecting and error correcting codes. The Bell System Technical Journal, 26(2):147--160, 1950.
[12]
M. Y. Hsiao. A class of optimal minimum odd-weight-column sec-ded codes. IBM Journal of Research and Development, 14(4):395--401, july 1970.
[13]
E. Ibe, H. Taniguchi, Y. Yahagi, K. Shimbo, and T. Toba. Impact of scaling on neutron-induced soft error in srams from a 250 nm to a 22 nm design rule. IEEE Transactions, Electron Devices on, 57(7):1527--1538, 2010.
[14]
Intel Corporation. Intel 64 and IA-32 Architectures Software Developer's Manual Volume 3B: System Programming Guide, Part 2, 2013. Order Number> 253669-046US March 13.
[15]
C. Keltcher, K. McGrath, A. Ahmed, and P. Conway. The amd opteron processor for multiprocessor servers. IEEE, Micro, 23(2): 66--76, march-april 2003.
[16]
J. Kim, N. Hardavellas, K. Mai, B. Falsafi, and J. C. Hoe. Multi-bit error tolerant caches using two-dimensional error coding. In Proceedings of the 40th International Symposium on Microarchitecture, pages 197--209, Dec. 2007.
[17]
S. Li, K. Chen, M. yu Hsieh, N. Muralimanohar, C. D. Kersey, J. B. Brockman, A. F. Rodrigues, and N. P. Jouppi. System implications of memory reliability in exascale computing. In SC, 2011.
[18]
R. E. Lyons and W. Vanderkulk. The use of triple-modular redundancy to improve computer reliability. IBM Journal of Research and Development, 6(2): 200--209, april 1962.
[19]
M. J. Mack, W. M. Sauer, S. B. Swaney, and B. G. Mealey. Ibm power6 reliability. IBM Journal of Research and Development, 51(6): 763--774, nov. 2007.
[20]
M. Manoochehri, M. Annavaram, and M. Dubois. Cppc: correctable parity protected cache. In ISCA 38, pages 223--234, 2011.
[21]
C. McNairy and R. Bhatia. Montecito: a dual-core, dual-thread itanium processor. IEEE, Micro, 25(2): 10--20, 2005.
[22]
C. McNairy and D. Soltis. Itanium 2 processor microarchitecture. IEEE, Micro, 23(2): 44--55, march-april 2003.
[23]
A. Meixner, M. E. Bauer, and D. J. Sorin. Argus: Low-cost, comprehensive error detection in simple cores. IEEE Micro, 28(1):52--59, 2008.
[24]
D. A. Patterson, G. A. Gibson, and R. H. Katz. A case for redundant arrays of inexpensive disks (raid). In SIGMOD Conference, pages 109--116, 1988.
[25]
W. Peterson and E. Weldon. Error Correcting Codes. MIT Press, 1972.
[26]
V. Sridharan and D. Liberty. A study of dram failures in the field. In SC, 2012.
[27]
G. E. Suh, J. W. Lee, D. Zhang, and S. Devadas. Secure program execution via dynamic information flow tracking. SIGARCH Comput. Archit. News, 32(5):85--96, Oct. 2004.
[28]
J. Suh, M. Manoochehri, M. Annavaram, and M. Dubois. Soft error benchmarking of l2 caches with parma. In SIGMETRICS, pages 85--96, 2011.
[29]
A. Tipton, J. Pellish, J. Hutson, R. Baumann, X. Deng, A. Marshall, M. Xapsos, H. Kim, M. Friendlich, M. Campola, C. Seidleck, K. LaBel, M. Mendenhall, R. Reed, R. Schrimpf, R. Weller, and J. Black. Device-orientation effects on multiple-bit upset in 65 nm srams. IEEE Transactions, Nuclear Science on, 55(6):2880--2885, 2008.
[30]
S. Wang, J. Hu, and S. Ziavras. On the characterization and optimization of on-chip cache reliability against soft errors. IEEE Transactions, Computers on, 58(9): 1171--1184, sept. 2009.
[31]
C. Weaver, J. Emer, S. S. Mukherjee, and S. K. Reinhardt. Techniques to reduce the soft error rate of a high-performance microprocessor. In Proceedings of the 31st annual international symposium on Computer architecture, ISCA 31, 2004.
[32]
C. Wilkerson, H. Gao, A. R. Alameldeen, Z. Chishti, M. Khellah, and S.-L. Lu. Trading off cache capacity for reliability to enable low voltage operation. In ISCA35, pages 203--214, June 2008.
[33]
A. Wood, R. Jardine, and W. Bartlett. Data integrity in HP nonstop servers. In SELSE, Apr. 2006.
[34]
J. F. Ziegler, H. W. Curtis, H. P. Muhlfeld, C. J. Montrose, B. Chin, M. Nicewicz, C. A. Russell, W. Y. Wang, L. B. Freeman, P. Hosier, L. E. LaFave, J. L. Walsh, J. M. Orro, G. J. Unger, J. M. Ross, T. J. O'Gorman, B. Messina, T. D. Sullivan, A. J. Sykes, H. Yourke, T. A. Enger, V. R. Tolat, T. S. Scott, A. H. Taber, R. J. Sussman, W. A. Klein, and C. W. Wahaus. Ibm experiments in soft fails in computer electronics (1978--1994). IBM Journal of Research and Development, 40(1):3--18, 1996.

Cited By

View all
  • (2024)A mechanics-informed neural network method for structural modal identificationMechanical Systems and Signal Processing10.1016/j.ymssp.2024.111458216(111458)Online publication date: Jul-2024
  • (2023)Implicit Memory Tagging: No-Overhead Memory Safety Using Alias-Free Tagged ECCProceedings of the 50th Annual International Symposium on Computer Architecture10.1145/3579371.3589102(1-13)Online publication date: 17-Jun-2023
  • (2019)SuDoku: Tolerating High-Rate of Transient Failures for Enabling Scalable STTRAM2019 49th Annual IEEE/IFIP International Conference on Dependable Systems and Networks (DSN)10.1109/DSN.2019.00048(388-400)Online publication date: Jun-2019
  • Show More Cited By

Recommendations

Comments

Information & Contributors

Information

Published In

cover image ACM Conferences
MICRO-46: Proceedings of the 46th Annual IEEE/ACM International Symposium on Microarchitecture
December 2013
498 pages
ISBN:9781450326384
DOI:10.1145/2540708
Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than the author(s) must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected].

Sponsors

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 07 December 2013

Permissions

Request permissions for this article.

Check for updates

Author Tags

  1. error code tagging
  2. error correction codes
  3. implicit storing
  4. memory
  5. redundant encoding
  6. reliability

Qualifiers

  • Research-article

Funding Sources

Conference

MICRO-46
Sponsor:

Acceptance Rates

MICRO-46 Paper Acceptance Rate 39 of 239 submissions, 16%;
Overall Acceptance Rate 484 of 2,242 submissions, 22%

Contributors

Other Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

  • Downloads (Last 12 months)6
  • Downloads (Last 6 weeks)1
Reflects downloads up to 19 Feb 2025

Other Metrics

Citations

Cited By

View all
  • (2024)A mechanics-informed neural network method for structural modal identificationMechanical Systems and Signal Processing10.1016/j.ymssp.2024.111458216(111458)Online publication date: Jul-2024
  • (2023)Implicit Memory Tagging: No-Overhead Memory Safety Using Alias-Free Tagged ECCProceedings of the 50th Annual International Symposium on Computer Architecture10.1145/3579371.3589102(1-13)Online publication date: 17-Jun-2023
  • (2019)SuDoku: Tolerating High-Rate of Transient Failures for Enabling Scalable STTRAM2019 49th Annual IEEE/IFIP International Conference on Dependable Systems and Networks (DSN)10.1109/DSN.2019.00048(388-400)Online publication date: Jun-2019
  • (2017)PageforgeProceedings of the 50th Annual IEEE/ACM International Symposium on Microarchitecture10.1145/3123939.3124540(302-314)Online publication date: 14-Oct-2017
  • (2016)All-inclusive ECCACM SIGARCH Computer Architecture News10.1145/3007787.300120344:3(622-633)Online publication date: 18-Jun-2016
  • (2016)All-inclusive ECCProceedings of the 43rd International Symposium on Computer Architecture10.1109/ISCA.2016.60(622-633)Online publication date: 18-Jun-2016
  • (2015)Hi-fi playbackACM SIGARCH Computer Architecture News10.1145/2872887.275038843:3S(694-706)Online publication date: 13-Jun-2015
  • (2015)Hi-fi playbackProceedings of the 42nd Annual International Symposium on Computer Architecture10.1145/2749469.2750388(694-706)Online publication date: 13-Jun-2015

View Options

Login options

View options

PDF

View or Download as a PDF file.

PDF

eReader

View online with eReader.

eReader

Figures

Tables

Media

Share

Share

Share this Publication link

Share on social media