Pipelining FPPGA-based defect detction in FPDs (abstract only)
Abstract
Index Terms
- Pipelining FPPGA-based defect detction in FPDs (abstract only)
Recommendations
Outer loop pipelining for application specific datapaths in FPGAs
Most hardware compilers apply loop pipelining to increase the parallelism achieved, but pipelining is restricted to the only innermost level in a nested loop. In this work we extend and adapt an existing outer loop pipelining approach known as single ...
A pipelined architecture for partitioned DWT based lossy image compression using FPGA's
FPGA '01: Proceedings of the 2001 ACM/SIGDA ninth international symposium on Field programmable gate arraysDiscrete wavelet transformations (DWT) followed by embedded zerotree encoding is a very efficient technique for image compression \cite{TenLectures, Shapiro, Spiht}. However, the algorithms proposed in literature assume random access to the whole image. ...
Versatile FPGA Architecture for Skein Hashing Algorithm
RECONFIG '11: Proceedings of the 2011 International Conference on Reconfigurable Computing and FPGAsThis paper focuses on the design and analysis of a versatile Field Programmable Gate Array (FPGA) hardware for the Skein hashing algorithm. A single design capable of processing individual messages sequentially, multiple messages using pipelined ...
Comments
Information & Contributors
Information
Published In

- General Chair:
- Vaughn Betz,
- Program Chair:
- George A. Constantinides
Sponsors
Publisher
Association for Computing Machinery
New York, NY, United States
Publication History
Check for updates
Author Tags
Qualifiers
- Poster
Conference
Acceptance Rates
Upcoming Conference
Contributors
Other Metrics
Bibliometrics & Citations
Bibliometrics
Article Metrics
- 0Total Citations
- 0Total Downloads
- Downloads (Last 12 months)0
- Downloads (Last 6 weeks)0