Venkatasubramanian Viswanathan
Rabie Ben Atitallah
ABSTRACT
Embedded reconfigurable computing is becoming a new paradigm for system designers in avionic applications. In fact, FPGAs can be used for more than just computational purpose in order to improve the system performance. The introduction of FPGA Mezzanine Card (FMC) I/O standard has given a new purpose for FPGAs to be used as a communication platform. Taking into account the features offered by FPGAs and FMCs, such as runtime reconfiguration and modularity, we have redefined the role of these devices to be used as a generic communication and computation-centric platform. A new modular, runtime reconfigurable, Intellectual Property (IP)-based communication-centric platform for avionic applications has been designed. This means that, when the communication requirement of an avionic system changes, the necessary communication protocol is installed and executed on demand, without disturbing the normal operation of a time-critical avionic system. The efficiency and the performances of our platform are illustrated through a real industrial use-case designed using a computationally intensive application and several avionic I/O bus standards. The reconfiguration latency can be hidden totally in many cases. While in certain others, the overhead of reconfiguration can be justified by the reduction in the resource utilization.
- FMCCamera ndustrial camera fmc module.Google Scholar
- L. A. Cardona, J. Agrawal, Y. Guo, J. Oliver, and C. Ferrer. Performance-area improvement by partial reconfiguration for an aerospace remote sensing application. In Reconfigurable Computing and FPGAs (ReConFig), 2011 International Conference on, 2011. Google ScholarDigital Library
- F. Cloute, J.-N. Contensou, D. Esteve, P. Pampagnin, P. Pons, and Y. Favard. Hardware/software co-design of an avionics communication protocol interface system: an industrial case study. In Hardware/Software Codesign, 1999. (CODES '99) Proceedings of the Seventh International Workshop on}, 1999. Google ScholarDigital Library
- S. Hauck and A. DeHon. Reconfigurable Computing: The Theory and Practice of FPGA-Based Computation. Morgan Kaufmann Publishers Inc., 2007. Google ScholarDigital Library
- M. Lanuzza, P. Zicari, F. Frustaci, S. Perri, and P. Corsonello Exploiting self-reconfiguration capability to improve sram-based fpga robustness in space and avionics applications. ACM Trans. Reconfigurable Technol. Syst., 4(1), dec 2010. Google ScholarDigital Library
- J. Lopez, P. Royo, C. Barrado, and E. Pastor. Modular avionics for seamless reconfigurable uas missions. In Digital Avionics Systems Conference, 2008. DASC 2008. IEEE/AIAA 27th, 2008.Google ScholarCross Ref
- Opencore. Jpeg encoder.Google Scholar
- B. Osterloh, H. Michalik, S. Habinc, and B. Fiethe. Dynamic partial reconfiguration in space applications. In Adaptive Hardware and Systems, 2009. AHS 2009. NASA/ESA Conference on, 2009. Google ScholarDigital Library
- R. Pedersen. Fpga-based military avionics computing circuits. Aerospace and Electronic Systems Magazine, IEEE, 2004.Google ScholarCross Ref
- L. Sterpone, F. Margaglia, M. Koester, J. Hagemeyer, and M. Porrmann. Analysis of seu effects in partially reconfigurable sopcs. In Adaptive Hardware and Systems (AHS), 2011 NASA/ESA Conference on, 2011.Google ScholarCross Ref
- V. Viswanathan, R. Ben Atitallah, J.-L. Dekeyser, B. Nakache, and M. Nakache. Dynamic reconfiguration of modular i/o ip cores for avionic applications. In Reconfigurable Computing and FPGAs (ReConFig), 2012 International Conference on, 2012.Google ScholarCross Ref
- VITA Vita57 fmc. xilfsl Fast simplex link (fsl).Google Scholar
- W. H. Zheng, N. Marzwell, and S. Chau. In-system partial run-time reconfiguration for fault recovery applications on spacecrafts. In Systems, Man and Cybernetics, 2005 IEEE International Conference on, 2005.Google ScholarCross Ref
Index Terms
- Redefining the role of FPGAs in the next generation avionic systems (abstract only)
Recommendations
Preemption of the Partial Reconfiguration Process to Enable Real-Time Computing With FPGAs
To improve computing performance in real-time applications, modern embedded platforms comprise hardware accelerators that speed up the task’s most compute-intensive parts. A recent trend in the design of real-time embedded systems is to integrate field-...
Achieving modular dynamic partial reconfiguration with a difference-based flow (abstract only)
FPGA '13: Proceedings of the ACM/SIGDA international symposium on Field programmable gate arraysDynamic Partial Reconfiguration (DPR) of Xilinx FPGAs in cases where there is significant logic difference between subsequent configurations is made possible by Xilinx module-based PR flow. Xilinx supports this flow only for high-end FPGAs and requires ...
Dynamic Partial Reconfigurable Embedded System to Achieve Hardware Flexibility Using 8051 Based RTOS on Xilinx FPGA
ACT '09: Proceedings of the 2009 International Conference on Advances in Computing, Control, and Telecommunication TechnologiesField Programmable Gate Arrays (FPGAs) are increasingly being used for many systems and efficient System-on-a-Chip (SOC) designs. Hence, dynamic partial self reconfiguration (DPSR) of the FPGA can be regarded as one of essentials of making hardware ...
Comments