skip to main content
10.1145/2556857.2556861acmotherconferencesArticle/Chapter ViewAbstractPublication PagesinaConference Proceedingsconference-collections
research-article

All routes to efficient datacenter fabrics

Published:22 January 2014Publication History

ABSTRACT

Performance optimized datacenters (PoDs) require efficient PoD interconnects to deal with the increasing volumes of inter-server (east-west) traffic. To cope with these stringent traffic patterns, datacenter networks are abandoning the oversubscribed topologies of the past, and move towards full-bisection fat-tree fabrics. However, these fabrics typically employ either single-path or coarse-grained (flow-level) multi-path routing. In this paper, we use computer simulations and analysis to characterize the waste of bandwidth that is due to routing inefficiencies. Our analysis suggests that, under a randomly selected permutation, the expected throughputs of d-mod-k routing and of flow-level multi-path routing are close to 63% and 47%, respectively. Furthermore, nearly 30% of the flows are expected to undergo an unnecessary 3-fold slowdown. By contrast, packet-level multi-path routing consistently delivers full throughput to all flows, and proactively avoids internal hotspots, thus serving better the growing demands of inter-server (east-west) traffic.

References

  1. A. Greenberg, J. R. Hamilton, N. Jain, S. Kandula, C. Kim, P. Lahiri, D. A. Maltz, P. Patel, and S. Sengupta: "VL2: a scalable and flexible data center network" In ACM SIGCOMM CCR, 2009. Google ScholarGoogle ScholarDigital LibraryDigital Library
  2. M. Al-Fares, S. Radhakrishnan, B. Raghavan, N. Huang, and A. Vahdat: "Hedera: Dynamic Flow Scheduling for Data Center Networks", NSDI 2010. Google ScholarGoogle ScholarDigital LibraryDigital Library
  3. M. Schlansker, J. Tourrilhes, Y. Turner, and J. R. Santos: "Killer fabrics for scalable datacenters", In IEEE International Conference Communications (ICC), Cape Town, May, 2010.Google ScholarGoogle ScholarCross RefCross Ref
  4. L. Valiant, G. Brebner: "Universal Schemes for Parallel Communication" Proc. 13th ACM Symp. STOC, Milwaukee, May 1981. Google ScholarGoogle ScholarDigital LibraryDigital Library
  5. A. Dixit, P. Prakash, Y. C. Hu, and R. R Kompella: "On the Impact of Packet Spraying in Data Center Networks", Proc. IEEE INFOCOM, April, 2013.Google ScholarGoogle ScholarCross RefCross Ref
  6. O. Rottenstreich, P. Li, I. Horev, I. Keslassy and S. Kalyanaraman "The Switch Reordering Contagion: Preventing a Few Late Packets from Ruining the Whole Party", IEEE Transactions on Computers.Google ScholarGoogle Scholar
  7. C. Gomez, F. Gilabert, M. E. Gomez, P. Lopez, and J. Duato: "Deterministic versus adaptive routing in fat-trees." In IEEE IPDPS 2007.Google ScholarGoogle Scholar
  8. C. E. Leiserson, et al: "The network architecture of the Connection Machine CM-5": In Proc. ACM symposium on Parallel algorithms and architectures, pp. 272--285. 1992. Google ScholarGoogle ScholarDigital LibraryDigital Library
  9. X. Yuan, W. Nienaber, Z. Duan, and R. Melhem: "Oblivious routing for fat-tree based system area networks with uncertain traffic demands", In ACM SIGMETRICS Performance Evaluation Review, vol. 35, no. 1, ACM, 2007. Google ScholarGoogle ScholarDigital LibraryDigital Library
  10. R. Rojas-Cessa, E. Oki, H. J. Chao: "CIXOB-k: Combined Input-Crosspoint-Output Buffered Switch", Proc. IEEE GLOBECOM, Texas, Nov. 2001.Google ScholarGoogle ScholarCross RefCross Ref
  11. M. Alizadeh and T. Edsall: "On the Data Path Performance of Leaf-Spine Datacenter Fabrics": In IEEE HOTI, 2013. Google ScholarGoogle ScholarDigital LibraryDigital Library

Index Terms

  1. All routes to efficient datacenter fabrics

              Recommendations

              Comments

              Login options

              Check if you have access through your login credentials or your institution to get full access on this article.

              Sign in
              • Published in

                cover image ACM Other conferences
                INA-OCMC '14: Proceedings of the 8th International Workshop on Interconnection Network Architecture: On-Chip, Multi-Chip
                January 2014
                23 pages
                ISBN:9781450326391
                DOI:10.1145/2556857

                Copyright © 2014 ACM

                Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

                Publisher

                Association for Computing Machinery

                New York, NY, United States

                Publication History

                • Published: 22 January 2014

                Permissions

                Request permissions about this article.

                Request Permissions

                Check for updates

                Qualifiers

                • research-article

                Acceptance Rates

                INA-OCMC '14 Paper Acceptance Rate5of10submissions,50%Overall Acceptance Rate12of27submissions,44%

              PDF Format

              View or Download as a PDF file.

              PDF

              eReader

              View online with eReader.

              eReader