skip to main content
10.1145/2556863.2556864acmotherconferencesArticle/Chapter ViewAbstractPublication Pagesparma-ditamConference Proceedingsconference-collections
research-article

Effective Platform-Level Exploration for Heterogeneous Multicores Exploiting Simulation-Induced Slacks

Published: 20 January 2014 Publication History

Abstract

Heterogeneous Multi-Processor Systems-on-Chip (MPSoC) exhibit increased design complexity due to numerous architectural parameters and hardware/software partitioning schemes. Automated Design Space Exploration (DSE) becomes an essential design procedure to discover optimized solutions in a reasonable time. For high-quality DSE, the accurate solution evaluation is a strong requirement. To this direction, High-Level Synthesis (HLS) can be used for the characterization of the design solutions. In this paper, we propose (a) a platform design methodology that exploits simulation-induced slacks generated by avoiding simulation re-initializations and exploits the gained time for HLS, and (b) a DSE tool-flow which takes into account multiple HW/SW partitioning schemes and intelligently schedules system evaluations. Experimental results show that the proposed methodology achieves 17% simulation improvements together with 77% higher accuracy, in comparison to a typical exploration approach.

References

[1]
CatapultC, from Calypto official website. http://calypto.com/en/products/catapult/overview.
[2]
Multicube project website. http://www.multicube.eu/.
[3]
SoCLib tlm2.0 library website. http://www.soclib.fr.
[4]
SystemC official webpage. http://www.accellera.org/home.
[5]
P. Coussy et al. An introduction to high-level synthesis. Design & Test of Computers, IEEE, 26(4):8--17, 2009.
[6]
K. Deb et al. A fast and elitist multiobjective genetic algorithm: NSGA-II. Evolutionary Computation, IEEE Transactions on, 6(2):182--197, 2002.
[7]
L. L. et al. A new genetic simulated annealing algorithm for hardware-software partitioning. In ICISE 2010, pages 1--4, 2010.
[8]
M. Gries. Methods for evaluating and covering the design space during early design development. Integr. VLSI J., 38(2):131--183, Dec. 2004.
[9]
J. Keinert et al. SystemCoDesigner - an automatic ESL synthesis approach by design space exploration and behavioral synthesis for streaming applications. ACM Trans. Des. Autom. Electron. Syst., 14(1):1:1--1:23, Jan. 2009.
[10]
K.-L. Lin et al. Source-level timing annotation for fast and accurate tlm computation model generation. In ASP-DAC 2010, pages 235--240. IEEE, 2010.
[11]
A. Madariaga et al. Review of electronic design automation tools for high-level synthesis. In Applied Electronics (AE), 2010 International Conference on, pages 1--6, 2010.
[12]
C. Silvano et al. Multicube: Multi-objective design space exploration of multi-core architectures. In VLSI 2010 Annual Symposium, pages 47--63. Springer, 2011.
[13]
E. Sotiriou-Xanthopoulos et al. A process-based reconfigurable systemc module for simulation speedup. In SAMOS 2013, pages 72--79, 2013.
[14]
J. Teich. Hardware/software codesign: The past, the present, and predicting the future. Proceedings of the IEEE, 100(Special Centennial Issue):1411--1430, 2012.

Cited By

View all
  • (2020)A Timed-Value Stream Based ESL Timing and Power Estimation and Simulation Framework for Heterogeneous MPSoCsInternational Journal of Parallel Programming10.1007/s10766-020-00656-0Online publication date: 5-Mar-2020
  • (2018)OpenCL-based Virtual Prototyping and Simulation of Many-Accelerator ArchitecturesACM Transactions on Embedded Computing Systems10.1145/324217917:5(1-27)Online publication date: 24-Sep-2018
  • (2016)A Framework for Interconnection-Aware Domain-Specific Many-Accelerator SynthesisACM Transactions on Embedded Computing Systems10.1145/298362416:1(1-26)Online publication date: 13-Oct-2016
  • Show More Cited By

Recommendations

Comments

Information & Contributors

Information

Published In

cover image ACM Other conferences
PARMA-DITAM '14: Proceedings of Workshop on Parallel Programming and Run-Time Management Techniques for Many-core Architectures and Design Tools and Architectures for Multicore Embedded Computing Platforms
January 2014
45 pages
ISBN:9781450326070
DOI:10.1145/2556863
Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than the author(s) must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected].

In-Cooperation

  • HiPEAC: HiPEAC Network of Excellence

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 20 January 2014

Permissions

Request permissions for this article.

Check for updates

Qualifiers

  • Research-article
  • Research
  • Refereed limited

Conference

PARMA-DITAM '14

Acceptance Rates

Overall Acceptance Rate 11 of 24 submissions, 46%

Contributors

Other Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

  • Downloads (Last 12 months)2
  • Downloads (Last 6 weeks)0
Reflects downloads up to 14 Feb 2025

Other Metrics

Citations

Cited By

View all
  • (2020)A Timed-Value Stream Based ESL Timing and Power Estimation and Simulation Framework for Heterogeneous MPSoCsInternational Journal of Parallel Programming10.1007/s10766-020-00656-0Online publication date: 5-Mar-2020
  • (2018)OpenCL-based Virtual Prototyping and Simulation of Many-Accelerator ArchitecturesACM Transactions on Embedded Computing Systems10.1145/324217917:5(1-27)Online publication date: 24-Sep-2018
  • (2016)A Framework for Interconnection-Aware Domain-Specific Many-Accelerator SynthesisACM Transactions on Embedded Computing Systems10.1145/298362416:1(1-26)Online publication date: 13-Oct-2016
  • (2016)An Integrated Exploration and Virtual Platform Framework for Many-Accelerator Heterogeneous SystemsACM Transactions on Embedded Computing Systems10.1145/286657815:3(1-26)Online publication date: 18-Mar-2016
  • (2016)An OpenCL-based framework for rapid virtual prototyping of heterogeneous architectures2016 International Conference on Embedded Computer Systems: Architectures, Modeling and Simulation (SAMOS)10.1109/SAMOS.2016.7818375(372-377)Online publication date: Jul-2016
  • (2015)Rapid prototyping and Design Space Exploration methodologies for many-accelerator systems2015 25th International Conference on Field Programmable Logic and Applications (FPL)10.1109/FPL.2015.7293990(1-2)Online publication date: Sep-2015
  • (2014)Co-design of many-accelerator heterogeneous systems exploiting virtual platforms2014 International Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation (SAMOS XIV)10.1109/SAMOS.2014.6893188(1-8)Online publication date: Jul-2014

View Options

Login options

View options

PDF

View or Download as a PDF file.

PDF

eReader

View online with eReader.

eReader

Figures

Tables

Media

Share

Share

Share this Publication link

Share on social media