Cited By
View all- Huang PWang YZhao ZYue D(2024)CAUTS: Clock Tree Optimization via Skewed Cells With Complementary Asymmetrical Uniform Transistor SizingIEEE Transactions on Very Large Scale Integration (VLSI) Systems10.1109/TVLSI.2023.332859232:1(137-149)Online publication date: Jan-2024
- Liu MZhang ZWen JJia Y(2021)An Approximate Symmetry Clock Tree Design with Routing Topology Prediction2021 IEEE International Midwest Symposium on Circuits and Systems (MWSCAS)10.1109/MWSCAS47672.2021.9531772(92-96)Online publication date: 9-Aug-2021
- Ewetz RKoh C(2019)Scalable Construction of Clock Trees With Useful Skew and High Timing QualityIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems10.1109/TCAD.2018.283443738:6(1161-1174)Online publication date: 1-Jun-2019
- Show More Cited By