skip to main content
10.1145/2560519.2560527acmconferencesArticle/Chapter ViewAbstractPublication PagesispdConference Proceedingsconference-collections
research-article

Current density aware power switch placement algorithm for power gating designs

Published: 30 March 2014 Publication History

Abstract

Due to advances in manufacture technology, leakage current increases dramatically in modern ICs. Power gating technique is an efficient and effective method to resolve this problem. In order to turn off supply voltage in a low-power domain, it has to insert power switches into designs. However, chip area and IR-drop of circuits are impacted by the number and locations of inserted power switches. Unlike previous works using greedy algorithm to handle this problem, this paper proposes a simple model to approximate the equivalent resistance of power switches in a low-power domain, and uses the binary search method to get the precise value. Based on this value, power switches are allocated by a partition-based approach. Experimental results demonstrate that our approach can insert less number of power switches and still satisfy the IR-drop constraint than other approaches. Moreover, this method is very efficient.

References

[1]
M. Anis, S. Areibi, M. Mahmoud and M. Elmasry, "Dynamic and leakage lower reduction in MTCMOS circuits using an automated efficient gate clustering," Proc. DAC, pp. 480--485, 2002.
[2]
T. W. Chang, T. T. Hwang, and S. Y. Hsu, "Functionality directed clustering for low power MTCMOS design," Proc. ASP-DAC, pp. 862--867, 2005.
[3]
S. H. Chen, Y. L. Lin, M. and C.-T. Chao, "Power-up sequence control for MTCMOS designs," IEEE Transactions on VLSI, vol. 21, no. 3, pp. 413--423, 2013.
[4]
H. Jiang, M. M. Sadowska, and S. Nassif, "Benefits and cost of power-gating technique," Proc. ICCD, pp. 559--566, 2005.
[5]
V. Khandelwal, and A. Srivastava, "Leakage control through fine-grained placement and sizing of sleep transistors," Proc. ICCAD, pp. 533--536, 2004.
[6]
J. Kao, S. Narendra, and A. Chandrakasan, "MTCMOS hierarchical sizing based on mutual exclusive discharge patterns," Proc. DAC, pp. 495--500, 1988.
[7]
J. N. Kozhaya, and L. A. Bakir, "An electrically robust method for placing power gating switches in voltage islands," Proc. CICC, pp. 321--324, 2004.
[8]
Z. Li, Y. Ma, Q. Zhou, Y. Cai, Y. Wang, T. Huang, and Y. Xie, "Thermal-aware power network design for IR drop reduction in 3D ICs," Proc. ASP-DAC, pp.47--52, 2012.
[9]
C. Long and L. He, Distributed sleep transistor network for power reducing," IEEE VLSI, vol. 12, no. 9, pp. 937--946, 2004.
[10]
S. Mutoh, S. Shigematsu, Y. Matsuya, H. Fukuda, T. Kaneko, and J. Yamada, "A 1-V multi threshold-volage CMOS digital signal processor for mobile phone application," J. Solid-State Circuits$, vol. 31, no. 11, pp. 1795--1802, 1996.
[11]
S. Sartaj, Data structures, Algorithms, and Applications in C++. McGraw2-Hill. 1998. ISBN 978-0072362268.
[12]
G. Sery, S. Borkar, and V. De, "Life is CMOS: Why hase the life after," Proc. DAC, pp. 78--83, 2002.
[13]
K. Shi, Z. Lin, and Y. M. Jiang, "A power network synthesis method for industrial power gating designs," Proc. ISQED, pp. 362--367, 2007.
[14]
K. Shi, Z. Lin, Y. M. Jian, and L. Yuan, "Simultaneous sleep transistor insertion and power network synthesis for industrial power gating designs," Journal of Computer, vol.3, no.3, pp. 6--13, 2008.
[15]
T. M. Tseng, M. C.-T. Chao, C. P. Lu, and C. H. Lo, "Power-switch routing for coarse-grain MTCMOS technologies," Proc. ICCAD, pp. 39--46, 2009.
[16]
W. Wang, M. Anis, and S. Areibii, "Fast techniques for standby leakage reduction in MTCMOS circuits," Proc. SOCCC, pp. 21--24, 2004.
[17]
L. K. Yong and C. K. Ung, "Power density aware power gate placement optimization scheme," Proc. ASQED, pp. 38--42, 2010.
[18]
http://www.nspark.org.tw/webfiles/Power\_Analysis.pdf
[19]
http://www.synopsys.com/home.aspx
[20]
http://www.globalfoundries.com

Cited By

View all
  • (2015)Placement Density Aware Power Switch Planning Methodology for Power Gating DesignsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems10.1109/TCAD.2015.240157334:5(766-777)Online publication date: 1-May-2015

Index Terms

  1. Current density aware power switch placement algorithm for power gating designs

    Recommendations

    Comments

    Information & Contributors

    Information

    Published In

    cover image ACM Conferences
    ISPD '14: Proceedings of the 2014 on International symposium on physical design
    March 2014
    180 pages
    ISBN:9781450325929
    DOI:10.1145/2560519
    Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than the author(s) must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected].

    Sponsors

    Publisher

    Association for Computing Machinery

    New York, NY, United States

    Publication History

    Published: 30 March 2014

    Permissions

    Request permissions for this article.

    Check for updates

    Author Tags

    1. ir drop
    2. power gating designs
    3. power switch

    Qualifiers

    • Research-article

    Funding Sources

    Conference

    ISPD'14
    Sponsor:
    ISPD'14: International Symposium on Physical Design
    March 30 - April 2, 2014
    California, Petaluma, USA

    Acceptance Rates

    ISPD '14 Paper Acceptance Rate 14 of 40 submissions, 35%;
    Overall Acceptance Rate 62 of 172 submissions, 36%

    Upcoming Conference

    ISPD '25
    International Symposium on Physical Design
    March 16 - 19, 2025
    Austin , TX , USA

    Contributors

    Other Metrics

    Bibliometrics & Citations

    Bibliometrics

    Article Metrics

    • Downloads (Last 12 months)5
    • Downloads (Last 6 weeks)0
    Reflects downloads up to 20 Feb 2025

    Other Metrics

    Citations

    Cited By

    View all
    • (2015)Placement Density Aware Power Switch Planning Methodology for Power Gating DesignsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems10.1109/TCAD.2015.240157334:5(766-777)Online publication date: 1-May-2015

    View Options

    Login options

    View options

    PDF

    View or Download as a PDF file.

    PDF

    eReader

    View online with eReader.

    eReader

    Figures

    Tables

    Media

    Share

    Share

    Share this Publication link

    Share on social media