research-article

System-level reliability exploration framework for heterogeneous MPSoC

Authors:

Anupam ChattopadhyayAuthors Info & Claims

GLSVLSI '14: Proceedings of the 24th edition of the great lakes symposium on VLSI

Pages 9 - 14

https://doi.org/10.1145/2591513.2591519

Published: 20 May 2014 Publication History

Abstract

Power density of digital circuits increased at alarming rate for deep sub-micron CMOS technology, turning reliability into a serious design concern. On the other hand, ever-growing task complexity with strict performance budget forced designers to adopt complex, heterogeneous MPSoCs as the implementation choice. Several commercial system-level design platforms exist currently for design, exploration and implementation of MPSoC. In this paper, we propose a system-level reliability exploration framework by extending a commercial system-level design flow. Using this framework, a heterogeneous MPSoC is designed which can accept a custom mapping algorithm based on the MPSoC topology before the actual task deployment. The dynamic reliability-aware task management is able to consider the desired reliability constraints of tasks as well as reliability levels of the system components. We report our experimental findings using state-of-the-art benchmark applications.

References

[1]

Synopsys platform architect introduction. Accessed: 2013-07-21.

[2]

ARM. http://www.arm.com/products/processors/classic/arm9/index.php.

[3]

J. C. Baraza, J. Gracia, D. Gil, and P. J. Gil. A prototype of a vhdl-based fault injection tool: description and application. Journal of Systems Architecture, 47(10):847--867, 2002.

Digital Library

[4]

C. Bolchini, A. Miele, and D. Sciuto. Fault models and injection strategies in systemc specifications. In 11th EUROMICRO Conf. on Digital System Design - Architectures, Methods and Tools, DSD '08.

Digital Library

[5]

F. Bruschi, F. Ferrandi, and D. Sciuto. A framework for the functional verification of systemc models. Int. J. Parallel Program., 33(6):667--695, Dec. 2005.

Digital Library

[6]

J. Castrillon, D. Zhang, T. Kempf, B. Vanthournout, R. Leupers, and G. Ascheid. Task management in mpsocs: an asip approach. ICCAD'09.

Digital Library

[7]

H. Cha, E. Rudnick, J. Patel, R. Iyer, and G. Choi. A gate-level simulation environment for alpha-particle-induced transient faults. IEEE Trans. Comput., 45(11):1248--1256, Nov. 1996.

Digital Library

[8]

D. Chen, G. Jacques-Silva, Z. Kalbarczyk, R. Iyer, and B. Mealey. Error behavior comparison of multiple computing systems: A case study using linux on pentium, solaris on sparc, and aix on power. In 14th IEEE Pacific Rim International Symposium on Dependable Computing, PRDC '08.

Digital Library

[9]

H. Cho, S. Mirkhani, C. Cher, J. A. Abraham, and S. Mitra. Quantitative evaluation of soft error injection techniques for robust system design. In Proceedings of the 50th Annual Design Automation Conference, DAC '13.

Digital Library

[10]

C. Constantinescu. Trends and challenges in vlsi circuit reliability. IEEE Micro, 23(4):14--19, 2003.

Digital Library

[11]

A. K. Coskun, T. S. Rosing, and K. C. Gross. Temperature management in multiprocessor socs using online learning. D AC '08.

Digital Library

[12]

D. Kammler, J. Guan, G. Ascheid, R. Leupers and H. Meyr. A fast and flexible Platform for Fault Injection and Evaluation in Verilog-based Simulations. SSIRI '09.

Digital Library

[13]

A. Das, A. Kumar, and B. Veeravalli. Reliability-driven task mapping for lifetime extension of networks-on-chip based multiprocessor systems. In Conference on Design, Automation and Test in Europe, DATE '13.

Digital Library

[14]

O. Derin, D. Kabakci, and L. Fiorin. Online task remapping strategies for fault-tolerant network-on-chip multiprocessors. In Fifth ACM/IEEE International Symposium on Networks-on-Chip, NOCS '11.

Digital Library

[15]

A. Fin, F. Fummi, and G. Pravadelli. Amleto: A multi-language environment for functional test generation. In Proceedings IEEE International Test Conference, ITC '01.

Digital Library

[16]

A. S. Hartman and D. E. Thomas. Lifetime improvement through runtime wear-based task mapping. CODES+ISSS '12.

Digital Library

[17]

E. Jenn, J. Arlat, M. Rimén, J. Ohlsson, and J. Karlsson. Fault injection into vhdl models: The mefisto tool. In Twenty-Fourth International Symposium on Fault-Tolerant Computing (FTCS), pages 66--75, 1994.

[18]

G. Kahn. The semantics of simple language for parallel programming. In IFIP Congress '74.

[19]

C. Lee, H. Kim, H. Park, S. Kim, H. Oh, and S. Ha. A task remapping technique for reliable multi-core embedded systems. CODES/ISSS '10.

Digital Library

[20]

L. Leem, H. Cho, J. Bau, Q. Jacobson, and S. Mitra. Ersa: error resilient system architecture for probabilistic applications. In Design, Automation and Test in Europe, DATE '10.

Digital Library

[21]

R. Leveugle and A. Ammari. Early seu fault injection in digital, analog and mixed signal circuits: A global flow. DATE '04.

Digital Library

[22]

M. Michael and D. Große and R. Drechsler. Analyzing dependability measures at the Electronic System Level. In Forum on Specification & Design Languages, FDL '11.

[23]

E. Martins and A. C. A. Rosa. A fault injection approach based on reflective programming. DSN '00.

Digital Library

[24]

S. Misera, H. T. Vierhaus, L. Breitenfeld, and A. Sieber. A mixed language fault simulation of vhdl and systemc. DSD '06.

Digital Library

[25]

E. Normand. Single event upset at ground level. IEEE Transactions on Nuclear Science, 43(6):2742--2750, 1996.

[26]

S. Rehman, M. Shafique, F. Kriebel, and J. Henkel. Reliable software for unreliable hardware: embedded code generation aiming at reliability. CODES+ISSS, 2011.

Digital Library

[27]

K. Rothbart, U. Neffe, C. Steger, R. Weiss, E. Rieger, and A. Muehlberger. High level fault injection for attack simulation in smart cards. In Proceedings of the 13th Asian Test Symposium, ATS '04.

Digital Library

[28]

L. Schor, I. Bacivarov, D. Rai, H. Yang, S. Kang, and L. Thiele. Scenario-based design flow for mapping streaming applications onto on-chip many-core systems. CASES '12.

Digital Library

[29]

A. Singh, M. Shafique, A. Kumar, and J. Henkel. Mapping on multi/many-core systems: survey of current and emerging trends. DAC '13.

Digital Library

[30]

Synopsys. Processor Designer http://www.synopsys.com/Systems/BlockDesign/processorDev.

[31]

Z. Wang and C. Chen and A. Chattopadhyay. Fast reliability exploration for embedded processors via high-level fault injection. In International Symposium on Quality Electronic Design, ISQED, 2013.

[32]

Z. Wang, K. Singh, C. Chen and A. Chattopadhyay. Accurate and efficient reliability estimation techniques during adl-driven embedded processor design. In Design Automation and Test in Europe, DATE, pages 547--552, 2013.

Digital Library

[33]

Z. Wang, R. Li and A. Chattopadhyay. Opportunistic redundancy for improving reliability of embedded processors. In 8th IEEE International Design and Test Symposium (IDT), 2013.

[34]

J. Ziegler and W. Lanford. The effect of sea level cosmic rays on electronic devices. In IEEE International Solid-State Circuits Conference. Digest of Technical Papers, volume XXIII, pages 70--71, 1980.

Cited By

Wang JLu JGuo SChen ZLi Y(2018)A Thermal Balance Oriented Task Mapping for CMPsProceedings of the 8th International Conference on Information Communication and Management10.1145/3268891.3268902(12-16)Online publication date: 22-Aug-2018
https://dl.acm.org/doi/10.1145/3268891.3268902
Mandelli MCastilhos GSassatelli GOst LMoraes Fde Lima RCunha APlett Cde Oliveira W(2015)A Distributed Energy-aware Task Mapping to Achieve Thermal Balancing and Improve Reliability of Many-core SystemsProceedings of the 28th Symposium on Integrated Circuits and Systems Design10.1145/2800986.2800992(1-7)Online publication date: 31-Aug-2015
https://dl.acm.org/doi/10.1145/2800986.2800992
Mandelli MOst LSassatelli GMoraes F(2015)Trading-off system load and communication in mapping heuristics for improving NoC-based MPSoCs reliabilitySixteenth International Symposium on Quality Electronic Design10.1109/ISQED.2015.7085457(392-396)Online publication date: Mar-2015
https://doi.org/10.1109/ISQED.2015.7085457

Index Terms

System-level reliability exploration framework for heterogeneous MPSoC
1. Hardware
  1. Hardware test
  2. Robustness

Recommendations

System-Level Design of Networks-on-Chip for Heterogeneous Systems-on-Chip
NOCS '17: Proceedings of the Eleventh IEEE/ACM International Symposium on Networks-on-Chip

The network-on-Chip (NoC) is a critical subsystem for many large-scale systems-on-chip (SoC). We present a complete framework for the design and optimization of NoCs at the system-level. By combining a library of pre-designed configurable NoC modules ...
Predictable two-level bus arbitration for heterogeneous task sets
ARCS'13: Proceedings of the 26th international conference on Architecture of Computing Systems

In a multicore processor, arbitrating the shared resources so as to ensure predictable latencies for hard real-time tasks is challenging. In [1], we have introduced a two-level bus arbitration scheme that fits the needs of heterogeneous task sets, when ...
System-level exploration of run-time clusterization for energy-efficient on-chip communication
NoCArc '09: Proceedings of the 2nd International Workshop on Network on Chip Architectures

System-level exploration of run-time power clusterization for energy-efficient on-chip communication is presented. Facilitated by multiple on-chip power-delivery-networks, areas of heavy or low traffics can be dynamically identified and adaptively ...

Comments

Information & Contributors

Information

Published In

cover image ACM Conferences

GLSVLSI '14: Proceedings of the 24th edition of the great lakes symposium on VLSI

May 2014

376 pages

ISBN:9781450328166

DOI:10.1145/2591513

General Chairs:
Joseph R. Cavallaro
Rice University, USA
,
Tong Zhang
Rensselaer Polytechnic Inst., USA
,
Program Chairs:
Alex K. Jones
University of Pittsburgh, USA
,
Hai (Helen) Li
University of Pittsburgh, USA

Copyright © 2014 ACM.

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Sponsors

SIGDA: ACM Special Interest Group on Design Automation
IEEE CEDA
IEEE CASS

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 20 May 2014

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Author Tags

Qualifiers

Research-article

Conference

GLSVLSI '14

Sponsor:

SIGDA

GLSVLSI '14: Great Lakes Symposium on VLSI 2014

May 21 - 23, 2014

Texas, Houston, USA

Acceptance Rates

GLSVLSI '14 Paper Acceptance Rate 49 of 179 submissions, 27%;

Overall Acceptance Rate 312 of 1,156 submissions, 27%

Upcoming Conference

GLSVLSI '25

Sponsor:
sigda

Great Lakes Symposium on VLSI 2025

June 30 - July 2, 2025

New Orleans , LA , USA

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

3
Total Citations
View Citations
226
Total Downloads

Downloads (Last 12 months)7
Downloads (Last 6 weeks)0

Reflects downloads up to 05 Mar 2025

Other Metrics

View Author Metrics

Citations

Cited By

Wang JLu JGuo SChen ZLi Y(2018)A Thermal Balance Oriented Task Mapping for CMPsProceedings of the 8th International Conference on Information Communication and Management10.1145/3268891.3268902(12-16)Online publication date: 22-Aug-2018
https://dl.acm.org/doi/10.1145/3268891.3268902
Mandelli MCastilhos GSassatelli GOst LMoraes Fde Lima RCunha APlett Cde Oliveira W(2015)A Distributed Energy-aware Task Mapping to Achieve Thermal Balancing and Improve Reliability of Many-core SystemsProceedings of the 28th Symposium on Integrated Circuits and Systems Design10.1145/2800986.2800992(1-7)Online publication date: 31-Aug-2015
https://dl.acm.org/doi/10.1145/2800986.2800992
Mandelli MOst LSassatelli GMoraes F(2015)Trading-off system load and communication in mapping heuristics for improving NoC-based MPSoCs reliabilitySixteenth International Symposium on Quality Electronic Design10.1109/ISQED.2015.7085457(392-396)Online publication date: Mar-2015
https://doi.org/10.1109/ISQED.2015.7085457

View Options

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Full Access

Get this Publication

View options

PDF

View or Download as a PDF file.

eReader

View online with eReader.

Figures

Tables

Media

View Table of Conten