Cited By
View all- Sartori MWuerdig RMoreira MCalazans N(2019)Pulsar: Constraining QDI Circuits Cycle Time Using Traditional EDA Tools2019 25th IEEE International Symposium on Asynchronous Circuits and Systems (ASYNC)10.1109/ASYNC.2019.00023(114-123)Online publication date: May-2019
- Moreira MBeerel PSartori MCalazans N(2018)NCL Synthesis With Conventional EDA Tools: Technology Mapping and OptimizationIEEE Transactions on Circuits and Systems I: Regular Papers10.1109/TCSI.2017.277220665:6(1981-1993)Online publication date: Jun-2018
- Balasubramanian PDang C(2017)A comparison of quasi-delay-insensitive asynchronous adder designs corresponding to return-to-zero and return-to-one handshaking2017 IEEE 60th International Midwest Symposium on Circuits and Systems (MWSCAS)10.1109/MWSCAS.2017.8053142(1192-1195)Online publication date: Aug-2017
- Show More Cited By