A performance enhancing hybrid locally mesh globally star NoC topology
Pages 69 - 70
Abstract
With the rapid increase in the chip density, Network-on-Chip (NoC) is becoming the prevalent architecture for today's complex chip multi processor (CMP) based systems. One of the major challenges of the NoC is to design an enhanced parallel communication centric scalable architecture for the on chip communication. In this paper, a hybrid Mesh based Star topology has been proposed to provide low latency, high throughput and more evenly distributed traffic throughout the network. Simulation results show that a maximum of 62% latency benefit (for size 8x8), 55% (for size 8x8), and 42% (for size 12x12) throughput benefits can be achieved for proposed topology over mesh with a small area overhead.
References
[1]
The Network Simulator-NS-2. Online. Available: http://www.isi.edu/nsnam/ns/.
[2]
K.-J. Chen, C.-H. Peng, and F. Lai. Star-type architecture with low transmission latency for a 2D mesh NOC. In IEEE Asia Pacific Conference on Circuits and Systems (APCCAS), pages 919--922, 2010.
[3]
P. Ghosal and T. S. Das. L2STAR: A Star Type level-2 2D Mesh architecture for NoC. In Asia Pacific Conference on Postgraduate Research in Microelectronics and Electronics (PrimeAsia), pages 155--159, 2012.
[4]
P. Ghosal and T. S. Das. Network-on-chip routing using Structural Diametrical 2D mesh architecture. In Third International Conference on Emerging Applications of Information Technology (EAIT), pages 471--474, 2012.
[5]
Z. Song, G. Ma, and D. Song. Hierarchical Star: An Optimal NoC Topology for High-Performance SoC Design. In International Multisymposiums on Computer and Computational Sciences (IMSCCS '08), pages 158--163, 2008.
[6]
S. Suboh, M. Bakhouya, J. Gaber, and T. El-Ghazawi. Analytical modeling and evaluation of network-on-chip architectures. In International Conference on High Performance Computing and Simulation (HPCS), pages 615--622, 2010.
[7]
X. Wang and L. Bandi. A low-area and low-latency network on chip. In 23rd Canadian Conference on Electrical and Computer Engineering (CCECE), pages 1--5, 2010.
Index Terms
- A performance enhancing hybrid locally mesh globally star NoC topology
Recommendations
A High-Throughput Distributed Shared-Buffer NoC Router
Microarchitectural configurations of buffers in routers have a significant impact on the overall performance of an on-chip network (NoC). This buffering can be at the inputs or the outputs of a router, corresponding to an input-buffered router (IBR) or ...
Permutation on the mesh with reconfigurable bus: algorithms and practical considerations
IPPS '93: Proceedings of the 1993 Seventh International Parallel Processing SymposiumPermutation is a common problem in both computation and communication. The authors add the buses to the mesh-connected multiprocessors and introduce the tokens to control the buses. They propose to use the mesh with segmented reconfigurable bus to ...
The Performance of Crossbar-Based Binary Hypercubes
Wormhole routing is an attractive routing technique offering low latency communication without the need to buffer an entire packet in a single node. A new queueing-theoretic model for obtaining throughput and latency of binary hypercubes supporting ...
Comments
Information & Contributors
Information
Published In
May 2014
376 pages
ISBN:9781450328166
DOI:10.1145/2591513
- General Chairs:
- Joseph R. Cavallaro,
- Tong Zhang,
- Program Chairs:
- Alex K. Jones,
- Hai (Helen) Li
Copyright © 2014 Owner/Author.
Permission to make digital or hard copies of part or all of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for third-party components of this work must be honored. For all other uses, contact the Owner/Author.
Sponsors
- SIGDA: ACM Special Interest Group on Design Automation
- IEEE CEDA
- IEEE CASS
Publisher
Association for Computing Machinery
New York, NY, United States
Publication History
Published: 20 May 2014
Check for updates
Author Tags
Qualifiers
- Poster
Conference
GLSVLSI '14
Sponsor:
Acceptance Rates
GLSVLSI '14 Paper Acceptance Rate 49 of 179 submissions, 27%;
Overall Acceptance Rate 312 of 1,156 submissions, 27%
Upcoming Conference
GLSVLSI '25
- Sponsor:
- sigda
Contributors
Other Metrics
Bibliometrics & Citations
Bibliometrics
Article Metrics
- 0Total Citations
- 105Total Downloads
- Downloads (Last 12 months)0
- Downloads (Last 6 weeks)0
Reflects downloads up to 05 Mar 2025
Other Metrics
Citations
View Options
Login options
Check if you have access through your login credentials or your institution to get full access on this article.
Sign in