Simi Zerine Sleeba
ABSTRACT
Bufferless NoC routers employing deflection routing are gaining popularity due to their power and area efficiency. We propose WeDBless, a bufferless deflection router that reduces deflection rate of flits by employing port allocation based on weighted deflection of flits. The proposed method directs the frequently misrouted flits towards their destination by increasing their probability of getting a productive output port. Our evaluations on synthetic traffic patterns show that WeDBless achieves significant reduction in deflection rate, average flit latency and improvement in network saturation point compared to the state-of-the-art bufferless router and reduced complexity in route computing logic.
- W. Dally and B. Towles. Principles and Practices of Interconnection Networks. Morgan Kaufmann, USA, 2004. Google Scholar
Digital Library
- C. Fallin, C. Craik, and O. Mutlu. Chipper: A low-complexity bufferless deflection router. In 17th International Symposium on High Performance Computer Architecture, pages 144--155. IEEE Computer Society, 2011. Google ScholarDigital Library
- T. Moscibroda and O. Mutlu. A case for bufferless routing in on chip networks. In 36th Annual International Symposium on Computer Architecture, pages 196--207. ACM, 2009. Google ScholarDigital Library
Index Terms
- WeDBless: weighted deflection bufferless router for mesh NoCs
Recommendations
DAReS: Deflection Aware Rerouting between Subnetworks in Bufferless On-Chip Networks
GLSVLSI '22: Proceedings of the Great Lakes Symposium on VLSI 2022Network on Chip (NoC) is an effective intercommunication structure used in the design of efficient Tiled Chip Multi Processor (TCMP) systems as they improve system performance manifold. Bufferless NoC has emerged as a popular design choice to address ...
Annealed Embeddings of Communication Patterns in an Interconnection Cached Network
The communication needs of many parallel applications exhibit what we call switching locality. In such applications, each computation entity (process, thread, etc.) tends to restrict its communication to a small set of other entities. The physical ...
CNoC: High-Radix Clos Network-on-Chip
Many high-radix network-on-chip (NoC) topologies have been proposed to improve network performance with an ever-growing number of processing elements (PEs) on a chip. We believe high-radix Clos network-on-chip (CNoC) is the most promising with its low ...
Comments