skip to main content
10.1145/2591513.2591564acmconferencesArticle/Chapter ViewAbstractPublication PagesglsvlsiConference Proceedingsconference-collections
poster

H.264 8x8 inverse transform architecture optimization

Authors Info & Claims
Published:20 May 2014Publication History

ABSTRACT

This paper presents a resource optimized hardware solution to perform the H.264 8x8 inverse transform. Row/column decomposition is used, arithmetic units are re-used and the transpose memory is replaced by a shift register. The architecture is able to perform 8x8 integer transform calculation in 144 cycles with as few as 431 LUTs on a Xilinx virtex 6 FPGA for 16-bit resolution. To enable the module to process all inverse transforms in H.264, the number of LUTs is increased to 681. When used to calculate all transforms for H.264 videos, the design supports resolutions up to 1280x720@30fps when running at 84 MHz.

References

  1. ITU--T. 2005. Recommendation H.264 & ISO/TEC 14496--10 AVC, Advanced Video Coding for Generic Audiovisual Services, 2005 version 3Google ScholarGoogle Scholar
  2. - Y. C. Chao, H. H. Tsai, Y. H. Lin, J. F. Yang, and B. D. Liu. 2007. A novel design for computation of all transforms in H.264/AVC decoders. in IEEE Int. Conf. Multimedia Expo, pp. 1914--1917 (Jul 2007)Google ScholarGoogle Scholar
  3. J. S. Park, T. Ogunfunmi. 2009. A New Hardware Implementation of the H.264 8x8 Transform and Quantization. 2009 in Acoustics, Speech and Signal Processing, IEEE International Conference on. (2009) Google ScholarGoogle ScholarDigital LibraryDigital Library

Index Terms

  1. H.264 8x8 inverse transform architecture optimization

      Recommendations

      Comments

      Login options

      Check if you have access through your login credentials or your institution to get full access on this article.

      Sign in
      • Published in

        cover image ACM Conferences
        GLSVLSI '14: Proceedings of the 24th edition of the great lakes symposium on VLSI
        May 2014
        376 pages
        ISBN:9781450328166
        DOI:10.1145/2591513

        Copyright © 2014 Owner/Author

        Permission to make digital or hard copies of part or all of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for third-party components of this work must be honored. For all other uses, contact the Owner/Author.

        Publisher

        Association for Computing Machinery

        New York, NY, United States

        Publication History

        • Published: 20 May 2014

        Check for updates

        Qualifiers

        • poster

        Acceptance Rates

        GLSVLSI '14 Paper Acceptance Rate49of179submissions,27%Overall Acceptance Rate312of1,156submissions,27%

        Upcoming Conference

        GLSVLSI '24
        Great Lakes Symposium on VLSI 2024
        June 12 - 14, 2024
        Clearwater , FL , USA

      PDF Format

      View or Download as a PDF file.

      PDF

      eReader

      View online with eReader.

      eReader