Adriel Ziesemer
Ney L.V. Calazans
ABSTRACT
As the foundries update their advanced processes with new complex design rules and cell libraries grow in size and complexity, the cost of library development become increasingly higher. In this work we present the methodology used in ASTRAN to allow automatic layout generation of cell libraries for technologies down to 45nm from its transistor level netlist description in SPICE format. It supports non-complementary logic cells, allowing generation of any kind of transistor networks, and continuous transistor sizing. We describe our new generation flow which is currently being used to generate a library with more than 500 asynchronous cells in a 65nm process.
- Astran - automatic synthesis of transistor networks. https://code.google.com/p/gme-ufrgs/.Google Scholar
- Nangate library creator. http://www.nangate.com/.Google Scholar
- D.-S. Fu, Y.-Z. Chaung, Y.-H. Lin, and Y.-L. Li. Topology-driven cell layout migration with collinear constraints. In IEEE ICCD, pages 439--444, 2009. Google ScholarDigital Library
- M. Guruswamy et al. CELLERITY: A fully automatic layout synthesis system for standard cell libraries. In ACM DAC, pages 327--332, Anaheim, California, United States, 1997. New York: ACM. Google ScholarDigital Library
- T. Iizuka. Optimal Layout Synthesis of Standard Cells in Large Scale Integration. PhD thesis, Department of Electronic Engineering, Graduate School of Engineering, The University of Tokyo, Tokyo, Japan, 2007.Google Scholar
- R. Karmazin, C. Otero, and R. Manohar. celltk: Automated layout for asynchronous circuits with nonstandard cells. In IEEE ASYNC, 2013. Google ScholarDigital Library
- M. Moreira, B. Oliveira, J. Pontes, F. Moraes, and N. Calazans. Adapting a c-element design flow for low power. In Electronics, Circuits and Systems (ICECS), 2011 18th IEEE International Conference on, pages 45--48, Dec 2011.Google ScholarCross Ref
- M. T. Moreira, B. Oliveira, J. Pontes, and N. Calazans. A 65nm standard cell set and flow dedicated to automated asynchronous circuits design. In International SoC, pages 99--103. USA: IEEE, 2011.Google Scholar
- H. Said, M. Dessouky, R. El-Adawi, H. Abbas, and H. Shahein. Analog layout retargeting. In H. E. Graeb, editor, Analog Layout Synthesis, pages 205--242. Springer US, 2011.Google ScholarCross Ref
- A. Ziesemer, C. Lazzari, and R. Reis. Transistor level automatic layout generator for non-complementary cmos cells. In VLSI-SoC, pages 116--121. IEEE, 2007.Google ScholarCross Ref
- A. Ziesemer, R. Reis, M. T. Moreira, M. E. Arendt, and N. L. V. Calazans. Automatic layout synthesis with astran applied to asynchronous cells. In LASCAS, 2014.Google ScholarCross Ref
Index Terms
- A design flow for physical synthesis of digital cells with ASTRAN
Recommendations
Physical Design Optimization, From Past to Future
ISPD '22: Proceedings of the 2022 International Symposium on Physical DesignBy the end of years 70s, microprocessors were designed by hand showing excellent layout compaction. It will be shown some highlights of the reverse engineering of the Z8000, which control part was designed by hand, showing several layout optimization ...
Physical design automation of transistor networks
Integrated circuits implemented with traditional standard cell approaches use a limited set of cells available in a library, created in advance, to generate its layout. It breaks complexity but frequently generates circuits with more transistors (due to ...
Design of a family of sleep transistor cells for a clustered power-gating flow in 65nm technology
GLSVLSI '07: Proceedings of the 17th ACM Great Lakes symposium on VLSIClustered sleep transistor insertion is an effective leakage power reduction technique that is well-suited for integration in an automated design flow and offers a flexible tradeoff between area, delay overhead and turn-on transition time. In this work, ...
Comments