Dhruva Ghai
Saraju Mohanty
ABSTRACT
With the technology trend moving towards smaller geometries and improved circuit performances, multigate transistors are expected to replace the traditional bulk devices. The double-gate FinFET lends itself to a rich design space using various configurations of the two gates. Accurate current mirroring is a critical analog design requirement in many applications. Current mirror is an essential component in analog design for biasing and constant current generation. This paper presents the exploration of different configurations of a double gate fully depleted SOI based FinFETs for efficient design of current mirror designs. In particular, comparison among the important Figures-of-Merit (FoMs) current mirror designs including mismatch, variability, output resistance ($r_0$), compliance voltage ($V_{CV}$) is presented for: (1) shorted-gate (SG), (2) independent-gate (IG), and (3) low-power (LP) configurations. Based on the results obtained, guidelines are presented for the designer for current mirror design using FinFET.
- Predictive Technology Model. http://ptm.asu.edu.Google Scholar
- R. J. Baker. CMOS Circuit Design, Layout, and Simulation. Wiley-IEEE Press, 2010. Google ScholarDigital Library
- S. Chaudhuri and N. K. Jha. 3D vs. 2D analysis of FinFET logic gates under process variations. In Proceedings of the 29th International Conference on Computer Design, pages 435--436, 2011. Google ScholarDigital Library
- S. Chaudhuri, P. Mishra, and N. K. Jha. Accurate Leakage Estimation for FinFET Standard Cells Using the Response Surface Methodology. In Proceedings of the 25th International Conference on VLSI Design, pages 238--244, 2012. Google ScholarDigital Library
- D. Ghai and S. P. Mohanty and G. Thakral. Comparative Analysis of Double Gate FinFET Configurations for Analog Circuit Design. In Proceedings of the 56th IEEE International Midwest Symposium on Circuits & Systems (MWSCAS), pages 809--812, 2013.Google ScholarCross Ref
- B. Ebrahimi, M. Rostami, A. Afzali-Kusha, and M. Pedram. Statistical Design Optimization of FinFET SRAM Using Back-Gate Voltage. IEEE Transactions on VLSI Systems, 19(10):1911--1916, 2011. Google ScholarDigital Library
- M. Fulde. Variation Aware Analog and Mixed-Signal Circuit Design in Emerging Multi-Gate CMOS Technologies. Springer, 2009. Google ScholarDigital Library
- M. Fulde, J. P. Engelstadter, G. Knoblinger, and D. Schmitt-Landsiedel. Analog Circuits using FinFETs: Benefits in Speed-Accuracy-Power Trade-Off and Simulation of Parasitic Effects. Advances in Radio Science, 5:285--290, 2007.Google ScholarCross Ref
- H. F. A. Hamed, S. Kaya, and J. A. Starzyk. Use of nano-scale double-gate MOSFETs in low-power tunable current mode analog circuits. Analog Integrated Circuits and Signal Processing, 54(3):211--217, 2008. Google ScholarDigital Library
- J. W. Han, C. J. Kim, and Y. K. Choi. Universal potential model in tied and separated double-gate MOSFETs with consideration of symmetric and asymmetric structure. IEEE Transactions on Electron Devices, 55(6):1472--1479, 2008.Google ScholarCross Ref
- R. V. Joshi, K. Kim, and R. Kanj. FinFET SRAM Design. In Proceedings of the 23rd International Conference on VLSI Design, pages 440--445, 2010. Google ScholarDigital Library
- S. Kaya, H. F. A. Hamed, and J. A. Starzyk. Low-power tunable analog circuit blocks based on nanoscale double-gate MOSFETs. IEEE Transactions on Circuits and Systems II: Express Briefs, 54(7):571--575, 2007.Google ScholarCross Ref
- V. Kilchytska, N. Collaert, R. Rooyackers, D. Lederer, J. P. Raskin, and D. Flandre. Perspective of FinFETs for analog applications. In Proceedings of the 34th European Solid-State Device Research conference, pages 65--68, 2004.Google ScholarCross Ref
- K. Kim and J. G. Fossum. Double-gate CMOS: Symmetrical-versus asymmetrical-gate devices. IEEE Transactions on Electron Devices, 48(2):294--299, 2001.Google ScholarCross Ref
- A. Kranti and G. Armstrong. Design and optimization of FinFETs for ultra-low-voltage analog applications. IEEE Transactions on Electron Devices, 54(12):3308--3316, 2007.Google ScholarCross Ref
- A. Kranti and G. Armstrong. Source/Drain extension region engineering in FinFETs for low-voltage analog applications. IEEE Electron Device Letters, 28(2):139--141, 2007.Google ScholarCross Ref
- Z. Liu, S. A. Tawfik, and V. Kursun. Statistical Data Stability and Leakage Evaluation of FinFET SRAM Cells with Dynamic Threshold Voltage Tuning under Process Parameter Fluctuations. In Proceedings of the 9th International Symposium on Quality of Electronic Design, pages 305--310, 2008. Google ScholarDigital Library
- A. Marshall, M. Kulkarni, M., Campise, R. Cleavelin, C. Duvvury, H. Gossner, M. Gostkowski, G. Knoblinger, C. Pacha, C. Russ, et al. Finfet current mirror design and evaluation. In Proceedings of the 2005 IEEE Dallas/CAS Workshop on Architecture, Circuits and Implementtation of SOCs, pages 187--190, 2005.Google ScholarCross Ref
- S. P. Mohanty and E. Kougianos. Incorporating Manufacturing Process Variation Awareness in Fast Design Optimization of Nanoscale CMOS VCOs. IEEE Transactions on Semiconductor Manufacturing, 27(1):22--31, Feb 2014.Google ScholarCross Ref
- J. P. Raskin, T. M. Chung, V. Kilchytska, D. Lederer, and D. Flandre. Analog/RF performance of multiple gate SOI devices: wideband simulations and characterization. IEEE Transactions on Electron Devices, 53(5):1088--1095, 2006.Google ScholarCross Ref
- V. Subramanian, B. Parvais, J. Borremans, A. Mercha, D. Linten, P. Wambacq, J. Loo, M. Dehan, C. Gustin, N. Collaert, et al. Planar Bulk MOSFETs Versus FinFETs: An Analog/RF Perspective. IEEE Transactions on Electron Devices, 53(12):3071--3079, 2006.Google ScholarCross Ref
- B. Swahn and S. Hassoun. Gate sizing: finFETs vs 32nm bulk MOSFETs. In Proceedings of the 43rd annual Design Automation Conference, pages 528--531, 2006. Google ScholarDigital Library
Index Terms
- Variability-aware design of double gate FinFET-based current mirrors
Recommendations
A two-dimensional (2D) analytical surface potential and subthreshold current model for the underlap dual-material double-gate (DMDG) FinFET
Double-gate (DG) metal---oxide---semiconductor field-effect transistors (MOSFETs) are regarded as leading front-runners in the semiconductor industry. To alleviate the short-channel effects (SCEs) in the DG MOSFET, a new underlap dual-material (DM) DG ...
FinFET domino logic with independent gate keepers
Scaling of single-gate MOSFET faces great challenges in the nanometer regime due to the severe short-channel effects that cause an exponential increase in the sub-threshold and gate-oxide leakage currents. Double-gate FinFET technology mitigates these ...
Independently-controlled-gate FinFET schmitt trigger sub-threshold SRAMs
In this work, we propose three novel independently-controlled-gate Schmitt Trigger (IG_ST) FinFET SRAM cells for sub-threshold operation. The proposed IG_ST 8 T SRAM cells utilize split-gate FinFET devices with the front-gate devices serving as the ...
Comments