Optimal power switch design methodology for ultra dynamic voltage scaling with a limited number of power rails
Pages 323 - 328
Abstract
Many burst-mode applications require high performance for brief time periods between extended sections of low performance operation. Digital circuits supporting such burst-mode applications should work in both the near-threshold regime and the super-threshold regime for brief time periods. This work proposes the structure support of fine-grained ultra dynamic voltage scaling (UDVS) from the traditional strong-inversion region to the near-threshold region, with limitations on the number of power rails. The number, type, and size of the power switches are jointly optimized to minimize the overall energy consumption of the UDVS circuit block, meanwhile satisfying the target delay or frequency requirement at each DVS level. The proposed optimization framework properly accounts for the dynamic energy consumption as well as the leakage energy consumption through all the power switches during both the operation time and stand-by time of the circuit block. Experimental results on 22nm Predictive Technology Model demonstrate the effectiveness of the proposed optimization framework.
References
[1]
R. Dreslinksi, M. Wiekowski, D. Blaauw, D. Sylvester, and T. Mudge, "Near-threshold computing: reclaiming Moore's law through energy efficient integrated circuits," Proc. of IEEE, Feb. 2010.
[2]
D. Markovic, C. Wang, L. Alarcon, T. Liu, and J. Rabaey, "Ultralow-power design in near-threshold region," Proc. of IEEE, Feb. 2010.
[3]
X. Lin, Y. Wang, and M. Pedram, "Joint sizing and adaptive independent gate control for FinFET circuits operating in multiple voltage regimes using the logical effort method," ICCAD, Nov. 2013.
[4]
B. Zhai, D. Blaauw, D. Sylvester, and K. Flautner, "The limit of dynamic voltage scaling and insomniac dynamic voltage scaling," IEEE Trans. on VLSI, vol. 13, no. 11, pp. 1239--1252, Nov. 2005.
[5]
B. H. Calhoun, A. Wang, and A. Chandrakasan, "Modeling and sizing for minimum energy operation in subthreshold circuits," IEEE J. Solid-State Circuits, vol. 40, no. 9, pp. 1178--1786, Sept. 2005.
[6]
B. H. Calhoun, A. Wang, N. Verma, and A. Chandrakasan, "Sub-threshold design: the challenges of minimizing circuit energy," Proc. of International Symposium on Low Power Electronic Design, 2006.
[7]
K. Craig, Y. Shakhsheer, and B. H. Calhoun, "Optimal power switch design for dynamic voltage scaling from high performance to subthreshold operation," Proc. of International Symposium on Low Power Electronic Design (ISLPED), 2012.
[8]
K. Craig, Y. Shakhsheer, S. Khanna, S. Arrabi, J. Lach, B. H. Calhoun, and S. Kosonocky, "A programmable resistive power grid for post-fabrication flexibility and energy tradeoffs," Proc. of International Symposium on Low Power Electronic Design (ISLPED), 2012.
[9]
Y. Shakhsheer, S. Khanna, K. Craig, S. Arrabi, J. Lach, and B. H. Calhoun, "A 90nm data flow processor demonstrating fine grained DVS for energy efficient operation from 0.25V to 1.2V," CICC, 2011.
[10]
E. Pakbaznia and M. Pedram, "Coarse-grain MTCMOS sleep transistor sizing using delay budgeting," Proc. of Design, Automation, and Test in Europe (DATE), 2008.
[11]
M. Seok, S. Hanson, D. Sylvester, and D. Blaauw, "Analysis and optimization of sleep modes in subthreshold circuit design," Proc. of Design Automation Conference (DAC), 2007.
[12]
K. Shi and D. Howard, "Challenges in sleep transistor design and implementation in low-power designs," DAC, 2006.
[13]
D. M. Harris, B. Keller, J. Karl, and S. Keller, "A transregional model for near-threshold circuits with application to minimum-energy operation," in International Conference on Microelectronics, 2010.
[14]
W. Zhao and Y. Cao, "New generation of Predictive Technology Model for sub-45nm early design exploration," IEEE Transactions on Electronic Devices, vol. 53, no. 11, pp. 2816--2823, Nov. 2006.
[15]
T. Sakurai and R. Newton, "Alpha-power law MOSFET model and its applications to CMOS inverter delay and other formulas," IEEE J. Solid-State Circuits, vol. 25, no. 2, pp. 584--594, April 1990.
Index Terms
- Optimal power switch design methodology for ultra dynamic voltage scaling with a limited number of power rails
Recommendations
Current density aware power switch placement algorithm for power gating designs
ISPD '14: Proceedings of the 2014 on International symposium on physical designDue to advances in manufacture technology, leakage current increases dramatically in modern ICs. Power gating technique is an efficient and effective method to resolve this problem. In order to turn off supply voltage in a low-power domain, it has to ...
Optimal power switch design for dynamic voltage scaling from high performance to subthreshold operation
ISLPED '12: Proceedings of the 2012 ACM/IEEE international symposium on Low power electronics and designThis work explores optimizing power switch design for Dynamic Voltage Scaling schemes that use headers to connect components to voltage supplies ranging from strong inversion to subthreshold values. We propose using NMOS devices with their gate ...
Placement Density Aware Power Switch Planning Methodology for Power Gating Designs
As advances in manufacture technology, leakage current increases dramatically in modern ICs. By turning off supply voltage in a low-power domain with power switches, power gating becomes a useful technique in resolving this problem. Since number and ...
Comments
Information & Contributors
Information
Published In
May 2014
376 pages
ISBN:9781450328166
DOI:10.1145/2591513
- General Chairs:
- Joseph R. Cavallaro,
- Tong Zhang,
- Program Chairs:
- Alex K. Jones,
- Hai (Helen) Li
Copyright © 2014 ACM.
Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]
Sponsors
- SIGDA: ACM Special Interest Group on Design Automation
- IEEE CEDA
- IEEE CASS
Publisher
Association for Computing Machinery
New York, NY, United States
Publication History
Published: 20 May 2014
Check for updates
Author Tags
Qualifiers
- Research-article
Conference
GLSVLSI '14
Sponsor:
Acceptance Rates
GLSVLSI '14 Paper Acceptance Rate 49 of 179 submissions, 27%;
Overall Acceptance Rate 312 of 1,156 submissions, 27%
Upcoming Conference
GLSVLSI '25
- Sponsor:
- sigda
Contributors
Other Metrics
Bibliometrics & Citations
Bibliometrics
Article Metrics
- 0Total Citations
- 89Total Downloads
- Downloads (Last 12 months)0
- Downloads (Last 6 weeks)0
Reflects downloads up to 28 Feb 2025
Other Metrics
Citations
View Options
Login options
Check if you have access through your login credentials or your institution to get full access on this article.
Sign in