Zhufei Chu
ABSTRACT
To implement multi-voltage technique in SoC designs, level shifters (LSs) are essential modules which translate signals among different voltage domains. However, inserting LSs requires non-negligible area and timing overhead. In this paper, we study LS planning (LSP) method for timing constrained multi-voltage SoC floorplanning problem. The design flow consists of two phases. In phase I, to reserve the desired white space for the placement of LSs, the netlist is modified by assigning virtual LSs in the nets. In phase II, the main floorplanning loop is implemented. Different from previous works which do voltage assignment without physical information feedback, we build an inner loop between voltage assignment and LS placement under the constraints of both timing and physical layout. Experimental results on Gigascale Systems Research Center (GSRC) benchmark suites indicate the proposed approach can improve power saving by 15% with 4% area increase.
- Gurobi optimizer. http://www.gurobi.com.Google Scholar
- D. E. Lackey, P. S. Zuchowski, T. R. Bednar, D. W. Stout, S. W. Gould, and J. M. Cohn. Managing power and performance for system-on-chip designs using voltage islands. In Proc. IEEE/ACM ICCAD'02, pages 195--202, 2002. Google ScholarDigital Library
- W.-P. Lee, H.-Y. Liu, and Y.-W. Chang. Voltage island aware floorplanning for power and timing optimization. In Proc. IEEE/ACM ICCAD'06, pages 389 --394, nov. 2006. Google ScholarDigital Library
- W.-P. Lee, H.-Y. Liu, and Y.-W. Chang. An ILP algorithm for post-floorplanning voltage-island generation considering power-network planning. In Proc. IEEE/ACM ICCAD'07, pages 650 --655, nov. 2007. Google ScholarDigital Library
- M. K. Y. Leung, E. K. I. Chio, and E. F. Y. Young. Postplacement voltage island generation. ACM Trans. Des. Autom. Electron. Syst., 17(1):4:1--4:15, Jan. 2012. Google ScholarDigital Library
- J.-M. Lin, W.-Y. Cheng, C.-L. Lee, and R. C. Hsu. Voltage island-driven floorplanning considering level shifter placement. In Proc. IEEE ASP-DAC'12, pages 443--448. 2012.Google Scholar
- Q. Ma, Z. Qian, E. Young, and H. Zhou. MSV-driven floorplanning. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst, 30(8):1152 --1162, aug. 2011. Google ScholarDigital Library
- Q. Ma and E. Young. Multivoltage floorplan design. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst, 29(4):607 --617, april 2010. Google ScholarDigital Library
- E. Wong and S. K. Lim. Whitespace redistribution for thermal via insertion in 3D stacked ICs. In Proc. IEEE ICCD'07, pages 267--272. IEEE, 2007.Google ScholarCross Ref
- J. Yan and C. Chu. Defer: Deferred decision making enabled fixed-outline floorplanning algorithm. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst, 29(3):367 --381, march 2010. Google ScholarDigital Library
- B. Yu, S. Dong, S. Goto, and S. Chen. Voltage-island driven floorplanning considering level-shifter positions. In Proc. ACM GLSVLSI'09, pages 51--56. ACM, 2009. Google ScholarDigital Library
- X. Zhang, Z. Lin, S. Chen, and T. Yoshimura. An effecient level-shifter floorplanning method for multi-voltage design. In Proc. IEEE ASICON'11, pages 421--424. IEEE, 2011.Google Scholar
Index Terms
- Level shifter planning for timing constrained multi-voltage SoC floorplanning
Recommendations
Efficient power pad assignment for multi-voltage SoC and its application in floorplanning
Multi-voltage techniques are being developed to improve power savings by providing lower supply voltages for noncritical blocks under the performance constraint. However, the resulted lower voltage drop noise margin brings serious obstacles in power/...
Multi-supply voltage (MSV) driven SoC floorplanning for fast design convergence
With the ever-increasing power demands of consumer electronics and portable devices, multi-supply voltage (MSV) technique is supposed as one of the direct and effective ways for power optimization in SoC designs. To realize MSV implementation, ...
Voltage-Island partitioning and floorplanning under timing constraints
Power consumption is a crucial concern in nanometer chip design. Researchers have shown that multiple supply voltage (MSV) is an effective method for power consumption reduction. The underlying idea behind MSV is the tradeoff between power saving and ...
Comments