Ibtissem Seghaier
ABSTRACT
Simulation cannot give a full coverage of Phase Locked Loop (PLL) behavior in presence of process variation, jitter and varying initial conditions. Qualitative Simulation is an attracting method that computes behavior envelopes for dynamical systems over continuous ranges of their parameters. Therefore, this method can be employed to verify PLLs locking property given a model that encompasses their imperfections. Extended System of Recurrence Equations (ESREs) offer a unified modeling language to model analog and digital PLLs components. In this paper, an ESRE model is created for both PLLs and their imperfections. Then, a modified qualitative simulation algorithm is used to guarantee that the PLL locking time is sound for every possible initial condition and parameter value. We used our approach to analyze a Charge Pump-PLL for a $0.18\mu m$ fabrication process and in the presence of jitter and initial conditions uncertainties. The obtained results show an improvement of simulation coverage by computing the minimum locking time and predicting a non locking case that statistical simulation technique fails to detect.
- G. Al-Sammane, M. H. Zaki, and S. Tahar. A symbolic methodology for the verification of analog and mixed signal designs. In IEEE Proceedings of the Conference on Design, Automation and Test in Europe, pages 249--254, 2007. Google Scholar
Digital Library
- A. Aloisio, R. Giordano, and V. Izzo. Phase noise issues with FPGA-embedded DLLs and PLLs in HEP applications. IEEE Transactions on Nuclear Science, 58(4):1664--1671, 2011.Google ScholarCross Ref
- M. Althoff, A. Rajhans, B. H. Krogh, S. Yaldiz, X. Li, and L. Pileggi. Formal verification of phase-locked loops using reachability analysis and continuization. Communications of the ACM, 56(10):97--104, 2013. Google ScholarDigital Library
- R. Alur. Formal verification of hybrid systems. In IEEE Proceedings of the International Conference on Embedded Software, pages 273--278, 2011. Google ScholarDigital Library
- M. Fulde. Variation aware analog and mixed-signal circuit design in emerging multi-gate CMOS technologies, volume 28 of Springer Series in Advanced Microelectronics. 2010. Google ScholarDigital Library
- K. Kundert. Predicting the phase noise and jitter of pll-based frequency synthesizers. Available from: www.designers-guide.com, 2003.Google Scholar
- W. Li and J. Meiners. Introduction to phase-locked loop system modeling. Analog Applications Journal, Texas Instruments Incorporated, 2:5--10, 2000.Google Scholar
- R. Narayanan, B. Akbarpour, M. H. Zaki, S. Tahar, and L. C. Paulson. Formal verification of analog circuits in the presence of noise and process variation. In Proceedings of Design, Automation and Test in Europe, pages 1309--1312, 2010. Google ScholarDigital Library
- R. Narayanan, I. Seghaier, M. H. Zaki, and S. Tahar. Statistical run-time verification of analog circuits in presence of noise and process variation. IEEE Transactions on Very Large Scale Integration Systems, 21(10):1811--1822, 2013.Google ScholarDigital Library
- M. Nikravesh, L. A. Zadeh, and V. Korotkikh. Fuzzy partial differential equations and relational equations. Reservoir Characterization and Modeling Series: Studies in Fuzziness and Soft Computing, 142, 2004. Google ScholarDigital Library
- A. Singh and P. Li. On behavioral model equivalence checking for large analog/mixed signal systems. In IEEE Proceedings of the International Conference on Computer-Aided Design, pages 55--61, 2010. Google ScholarDigital Library
- S. Steinhorst and L. Hedrich. Improving verification coverage of analog circuit blocks by state space-guided transient simulation. In IEEE Proceedings of International Symposium on Circuits and Systems, pages 1811--1822, 2010.Google ScholarCross Ref
- Z. Wang. Runtime verification of analog and mixed signal designs. Master's thesis, Concordia University, 2009.Google Scholar
- M. H. Zaki, G. Al-Sammane, S. Tahar, and G. Bois. Combining symbolic simulation and interval arithmetic for the verification of ams designs. In IEEE Proceedings of International Conference on Formal Methods in Computer Aided Design, pages 207--215, 2007. Google ScholarDigital Library
- M. H. Zaki, S. Tahar, and G. Bois. Formal verification of analog and mixed signal designs: A survey. Microelectronics Journal, 39(12):1395--1404, 2008. Google ScholarDigital Library
Index Terms
- A qualitative simulation approach for verifying PLL locking property
Recommendations
2.5GHz PLL with current matching charge-pump for 10Gbps transmitter design
GLSVLSI '05: Proceedings of the 15th ACM Great Lakes symposium on VLSIIn this paper, we describe a mixed PLL architecture for low jitter clock generation that use a proposed charge pump and output buffer. The newly designed charge-pump circuit is composed of two differential inputs, the signals of UP and DN from the PFD, ...
A 2.4-GHz Fractional-N PLL Frequency Synthesizer with a Low Power Full-Modulus-Range Programmable Frequency Divider
IDCS 2013: Proceedings of the 6th International Conference on Internet and Distributed Computing Systems - Volume 8223A low-phase noise fractional-N PLL phase-locked loop frequency synthesizer operating at 2.4 GHz band is fabricated in TSMC 0.18-um CMOS process. The proposed prototype with a ΣΔ MASH 1-1-1 modulator and a full-modulus-range programmable frequency ...
A Novel Flash Fast-Locking Digital PLL: Verilog-AMS Modeling and Simulations
ITNG '13: Proceedings of the 2013 10th International Conference on Information Technology: New GenerationsA novel flash fast-locking digital phase-locked loop (DPLL) is presented and behaviorally modeled using Verilog-AMS. The DPLL operation includes two stages: (1) a novel coarse-tuning stage for frequency tracking which employs a flash algorithm leading ...
Comments