skip to main content
10.1145/2593069.2593138acmotherconferencesArticle/Chapter ViewAbstractPublication PagesdacConference Proceedingsconference-collections
research-article

FALCON: A Framework for HierarchicAL Computation of Metrics for CompONent-Based Parameterized SoCs

Published: 01 June 2014 Publication History

Abstract

In this paper, we focus on systematic and efficient computation (accurate value or an estimate) of metrics such as performance, power, energy, etc. of a component-based parameterized system-on-chip (SoC). Traditionally, given models of SoC components (such as cycle-accurate simulator of a processor, trace-based simulator of a cache/memory), a designer manually determines an execution schedule of these models (such as execute processor simulator, followed by cache/memory simulator) to combine/propagate their individual results for computation of a SoC metric.
To reduce designer's effort, we propose FALCON, a framework where the execution schedule of component models is generated automatically, and a minimal number of model executions is used to compute values of a SoC metric for the given component models and design space (resulting from component parameter values). FALCON is semi-automated, is applicable to a wide range of SoC platforms with ease, and works with existing design space exploration algorithms. In three case studies (uniprocessor system, multiprocessor pipeline system and multiprocessor mesh network-on-chip system), FALCON reduced designer's effort (measured in minutes) by at least two orders of magnitude.

References

[1]
International Technology Roadmap for Semiconductors, "Design." Available at http://www.itrs.net, 2011.
[2]
S. Borkar, "Design perspectives on 22nm cmos and beyond," in Proceedings of the 46th Annual Design Automation Conference, DAC '09, (New York, NY, USA), pp. 93--94, ACM, 2009.
[3]
R. Plyaskin and A. Herkersdorf, "A method for accurate high-level performance evaluation of mpsoc architectures using fine-grained generated traces," in Proceedings of the 23rd International Conference on Architecture of Computing Systems, ARCS'10, (Berlin, Heidelberg), pp. 199--210, Springer-Verlag, 2010.
[4]
L. Gao, K. Karuri, S. Kraemer, R. Leupers, G. Ascheid, and H. Meyr, "Multiprocessor performance estimation using hybrid simulation," in Design Automation Conference, 2008. DAC 2008. 45th ACM/IEEE, pp. 325--330, 2008.
[5]
S. Seiya, A. Yuki, H. Shinya, T. Hiroyuki, and T. Hiroaki, "A fast performance estimation framework for system-level design space exploration," IPSJ transactions on system LSI design methodology, vol. 5, pp. 44--54, feb 2012.
[6]
Y. Xu, B. Wang, R. Hasholzner, R. Rosales, and J. Teich, "On robust task-accurate performance estimation," in Design Automation Conference (DAC), 2013 50th ACM / EDAC / IEEE, pp. 1--6, 2013.
[7]
L. Ost, G. Guindani, F. Moraes, L. Indrusiak, and S. Maatta, "Exploring noc-based mpsoc design space with power estimation models," Design Test of Computers, IEEE, vol. 28, no. 2, pp. 16--29, 2011.
[8]
W. Bircher and L. John, "Complete system power estimation using processor performance events," Computers, IEEE Transactions on, vol. 61, no. 4, pp. 563--577, 2012.
[9]
S. Pasricha, Y.-H. Park, F. Kurdahi, and N. Dutt, "Capps: A framework for power-performance tradeoffs in bus-matrix-based on-chip communication architecture synthesis," Very Large Scale Integration (VLSI) Systems, IEEE Transactions on, vol. 18, no. 2, pp. 209--221, 2010.
[10]
P. Lieverse, P. Van Der Wolf, K. Vissers, and E. Deprettere, "A methodology for architecture exploration of heterogeneous signal processing systems," J. VLSI Signal Process. Syst., vol. 29, pp. 197--207, Nov. 2001.
[11]
U. Arif, I. Tsuyoshi, L. Dongju, and K. Hiroaki, "A unified performance estimation method for hardware and software components in multiprocessor system-on-chips," IPSJ transactions on system LSI design methodology, vol. 3, pp. 194--206, aug 2010.
[12]
T. Isshiki, D. Li, H. Kunieda, T. Isomura, and K. Satou, "Trace-driven workload simulation method for multiprocessor system-on-chips," in Design Automation Conference, 2009. DAC '09. 46th ACM/IEEE, pp. 232--237, 2009.
[13]
S. Penolazzi, A. Hemani, and L. Bolognino, "A general approach to high-level energy and performance estimation in socs," in VLSI Design, 2009 22nd International Conference on, pp. 200--205, 2009.
[14]
M. Streubuhr, R. Rosales, R. Hasholzner, C. Haubelt, and J. Teich, "Esl power and performance estimation for heterogeneous mpsocs using systemc," in Specification and Design Languages (FDL), 2011 Forum on, pp. 1--8, 2011.
[15]
M. Lajolo, A. Raghunathan, S. Dey, and L. Lavagno, "Efficient power co-estimation techniques for system-on-chip design," in Design, Automation and Test in Europe Conference and Exhibition 2000. Proceedings, pp. 27--34, 2000.
[16]
V. Mathur and V. Prasanna, "A hierarchical simulation framework for application development on system-on-chip architectures," in ASIC/SOC Conference, 2001. Proceedings. 14th Annual IEEE International, pp. 428--434, 2001.
[17]
A. Bakshi, V. K. Prasanna, and A. Ledeczi, "Milan: A model based integrated simulation framework for design of embedded systems," in Proceedings of the ACM SIGPLAN Workshop on Languages, Compilers and Tools for Embedded Systems, LCTES '01, (New York, NY, USA), pp. 82--93, ACM, 2001.
[18]
S. Mohanty and V. Prasanna, "Rapid system-level performance evaluation and optimization for application mapping onto soc architectures," in ASIC/SOC Conference, 2002. 15th Annual IEEE International, pp. 160--167, 2002.
[19]
International Technology Roadmap for Semiconductors, "System drivers." Available at http://www.itrs.net, 2011.
[20]
A. Gerstlauer, C. Haubelt, A. Pimentel, T. Stefanov, D. Gajski, and J. Teich, "Electronic system-level synthesis methodologies," Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on, vol. 28, pp. 1517--1530, oct. 2009.
[21]
IEEE Standards Association, "IEEE 1685: IP-XACT, standard structure for packaging, integrating, and reusing ip within tool flows." Available at http://standards.ieee.org/, 2009.
[22]
T. H. Cormen, C. E. Leiserson, R. L. Rivest, and C. Stien, Introduction to Algorithms. CRC Press, illustrated ed., 2002.
[23]
S. Min, H. Javaid, and S. Parameswaran, "Xdra: Exploration and optimization of last-level cache for energy reduction in ddr drams," in Design Automation Conference (DAC), 2013 50th ACM / EDAC / IEEE, pp. 1--10, 2013.
[24]
H. Javaid, A. Janapsatya, M. S. Haque, and S. Parameswaran, "Rapid runtime estimation methods for pipelined mpsocs," in DATE '10: Proceedings of the conference on Design, automation and test in Europe, 2010.
[25]
H. Kim, S. Heo, J. Lee, J. Huh, and J. Kim, "On-chip network evaluation framework," in Proceedings of the 2010 ACM/IEEE International Conference for High Performance Computing, Networking, Storage and Analysis, SC '10, 2010.

Cited By

View all
  • (2019) RedScarfJournal of Systems Architecture: the EUROMICRO Journal10.1016/j.sysarc.2019.10163399:COnline publication date: 1-Oct-2019
  • (2017)RedScarf: A User-Friendly Multi-Platform Network-on-Chip Simulator2017 VII Brazilian Symposium on Computing Systems Engineering (SBESC)10.1109/SBESC.2017.16(71-78)Online publication date: Nov-2017
  1. FALCON: A Framework for HierarchicAL Computation of Metrics for CompONent-Based Parameterized SoCs

      Recommendations

      Comments

      Information & Contributors

      Information

      Published In

      cover image ACM Other conferences
      DAC '14: Proceedings of the 51st Annual Design Automation Conference
      June 2014
      1249 pages
      ISBN:9781450327305
      DOI:10.1145/2593069
      Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than the author(s) must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected].

      In-Cooperation

      Publisher

      Association for Computing Machinery

      New York, NY, United States

      Publication History

      Published: 01 June 2014

      Permissions

      Request permissions for this article.

      Check for updates

      Qualifiers

      • Research-article
      • Research
      • Refereed limited

      Conference

      DAC '14

      Acceptance Rates

      Overall Acceptance Rate 1,770 of 5,499 submissions, 32%

      Contributors

      Other Metrics

      Bibliometrics & Citations

      Bibliometrics

      Article Metrics

      • Downloads (Last 12 months)1
      • Downloads (Last 6 weeks)0
      Reflects downloads up to 19 Feb 2025

      Other Metrics

      Citations

      Cited By

      View all
      • (2019) RedScarfJournal of Systems Architecture: the EUROMICRO Journal10.1016/j.sysarc.2019.10163399:COnline publication date: 1-Oct-2019
      • (2017)RedScarf: A User-Friendly Multi-Platform Network-on-Chip Simulator2017 VII Brazilian Symposium on Computing Systems Engineering (SBESC)10.1109/SBESC.2017.16(71-78)Online publication date: Nov-2017

      View Options

      Login options

      View options

      PDF

      View or Download as a PDF file.

      PDF

      eReader

      View online with eReader.

      eReader

      Figures

      Tables

      Media

      Share

      Share

      Share this Publication link

      Share on social media