skip to main content
10.1145/2593069.2593144acmotherconferencesArticle/Chapter ViewAbstractPublication PagesdacConference Proceedingsconference-collections
research-article

Fort-NoCs: Mitigating the Threat of a Compromised NoC

Published: 01 June 2014 Publication History

Abstract

In this paper, we uncover a novel and imminent threat to an emerging computing paradigm: MPSoCs built with 3rd party IP NoCs. We demonstrate that a compromised NoC (C-NoC) can enable a range of security attacks with an accomplice software component. To counteract these threats, we propose Fort-NoCs, a series of techniques that work together to provide protection from a C-NoC in an MPSoC. Fort-NoCs's foolproof protection disables covert backdoor activation, and reduces the chance of a successful side-channel attack by "clouding" the information obtained by an attacker. Compared to recently proposed techniques, Fort-NoCs offers a substantially better protection with lower overheads.

References

[1]
Open Source NoC Router RTL. https://nocs.stanford.edu/cgi-bin/trac.cgi/wiki/Resources/Router.
[2]
Bienia, C. and others The PARSEC benchmark suite: characterization and architectural implications. In PACT (2008), pp. 72--81.
[3]
Binkert, N. and others The gem5 simulator. SIGARCH Comput. Archit. News 39, 2 (Aug. 2011), 1--7.
[4]
Diguet, J.-P. and others NOC-centric Security of Reconfigurable SoC. In NOCS (2007), pp. 223--232.
[5]
Fiorin, L. and others Secure Memory Accesses on Networks-on-Chip. IEEE Transaction on Computers 57, 9 (2008), 1216--1229.
[6]
Gebotys, C. H., and Gebotys, R. J. A framework for security on NoC technologies. In VLSI, 2003. Proceedings. IEEE Computer Society Annual Symposium on (2003), IEEE, pp. 113--117.
[7]
Gudla, R. P., and Stevens, K. Design and Implementation of Clocked OCP Interfaces between IP Cores and On-Chip Network Fabric, April 2011. Masters Honors Thesis at University of Utah.
[8]
Howard, J. and others A 48-Core IA-32 Processor in 45 nm CMOS Using On-Die Message-Passing and DVFS for Performance and Power Scaling. J. of Solid-State Circ. 46, 1 (2011), 173--183.
[9]
Kapoor, H. K. and others A Security Framework for NoC Using Authenticated Encryption and Session Keys. Circuits, Systems, and Signal Processing (2013), 1--18.
[10]
Karri, R. and others Trustworthy Hardware: Identifying and Classifying Hardware Trojans. Computer 43, 10 (2010), 39--46.
[11]
King, S. T. and others Designing and Implementing Malicious Hardware. LEET 8 (2008), 1--8.
[12]
Kocher, P. C. and others Introduction to differential power analysis. J. Cryptographic Engineering 1, 1 (2011), 5--27.
[13]
Li, S. and others System-level integrated server architectures for scale-out datacenters. In Proceedings of the 44th Annual IEEE/ACM International Symposium on Microarchitecture (2011), ACM, pp. 260--271.
[14]
Misler, M., and Jerger, N. D. E. Moths: Mobile threads for on-chip networks. ACM Trans. Embedded Comput. Syst. 12, 1s (2013), 56.
[15]
Objective Analysis Semiconductor Market Research Inc., NoC Interconnect Improves SoC Economics. www.objective-analysis.com/uploads/NoC_Interconnect_Improves_SoC_Economics_-_Objective_Analysis.pdf, June 2011.
[16]
OCP International Partnership, Specification, Release 3.0, 2009. www.ocpip.org.
[17]
Pellegrini, A. and others Fault-based attack of RSA authentication. In Proc. of DATE (2010), pp. 855--860.
[18]
Porquet, J. and others NoC-MPU: a secure architecture for flexible co-hosting on shared memory MPSoCs. In Proc. of DATE (2011), pp. 1--4.
[19]
Rostami, M. and others Hardware Security: Threat Models and Metrics. In Proc. of ICCAD (2013), ACM, pp. 109--118.
[20]
Shuler, K. Arteris Makes Big Gains on Inc. 500 List of America's Fastest-Growing Private Companies. www.arteris.com/Inc-500-Arteris-pr-2013-august-20, August 2013.
[21]
Shuler, K. Majority of Leading China Semiconductor Companies Rely on Arteris Network-on-Chip Interconnect IP. www.arteris.com/China_Majority_Arteris_pr_19_august_2013, August 2013.
[22]
T Alves, D. F. TrustZone: Integrated Hardware and Software Security. White Paper. Tech. rep., ARM, 2004.
[23]
Wang, Y., and Suh, G. E. Efficient timing channel protection for on-chip networks. In NOCS (2012), IEEE, pp. 142--151.
[24]
Wassel, H. M. G. and others SurfNoC: a low latency and provably non-interfering approach to secure networks-on-chip. In Proc. of ISCA (2013), pp. 583--594.
[25]
Wentzlaff, D. and others On-Chip Interconnection Architecture of the Tile Processor. Micro, IEEE (sept.-oct. 2007).

Cited By

View all
  • (2025)SMP-NoC: A Flexible and Efficient Shared Memory Protection Unit on Network-on-ChipAlgorithms and Architectures for Parallel Processing10.1007/978-981-96-1545-2_1(1-11)Online publication date: 13-Feb-2025
  • (2024)SNAC: Mitigation of Snoop-Based Attacks with Multi-Tier Security in NoC ArchitecturesProceedings of the Great Lakes Symposium on VLSI 202410.1145/3649476.3658769(560-563)Online publication date: 12-Jun-2024
  • (2024)TROP: TRust-aware OPportunistic Routing in NoC with Hardware TrojansACM Transactions on Design Automation of Electronic Systems10.1145/363982129:2(1-25)Online publication date: 15-Feb-2024
  • Show More Cited By
  1. Fort-NoCs: Mitigating the Threat of a Compromised NoC

    Recommendations

    Comments

    Information & Contributors

    Information

    Published In

    cover image ACM Other conferences
    DAC '14: Proceedings of the 51st Annual Design Automation Conference
    June 2014
    1249 pages
    ISBN:9781450327305
    DOI:10.1145/2593069
    Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

    In-Cooperation

    Publisher

    Association for Computing Machinery

    New York, NY, United States

    Publication History

    Published: 01 June 2014

    Permissions

    Request permissions for this article.

    Check for updates

    Qualifiers

    • Research-article
    • Research
    • Refereed limited

    Conference

    DAC '14

    Acceptance Rates

    Overall Acceptance Rate 1,770 of 5,499 submissions, 32%

    Contributors

    Other Metrics

    Bibliometrics & Citations

    Bibliometrics

    Article Metrics

    • Downloads (Last 12 months)48
    • Downloads (Last 6 weeks)9
    Reflects downloads up to 14 Feb 2025

    Other Metrics

    Citations

    Cited By

    View all
    • (2025)SMP-NoC: A Flexible and Efficient Shared Memory Protection Unit on Network-on-ChipAlgorithms and Architectures for Parallel Processing10.1007/978-981-96-1545-2_1(1-11)Online publication date: 13-Feb-2025
    • (2024)SNAC: Mitigation of Snoop-Based Attacks with Multi-Tier Security in NoC ArchitecturesProceedings of the Great Lakes Symposium on VLSI 202410.1145/3649476.3658769(560-563)Online publication date: 12-Jun-2024
    • (2024)TROP: TRust-aware OPportunistic Routing in NoC with Hardware TrojansACM Transactions on Design Automation of Electronic Systems10.1145/363982129:2(1-25)Online publication date: 15-Feb-2024
    • (2024)Security of Electrical, Optical, and Wireless On-chip Interconnects: A SurveyACM Transactions on Design Automation of Electronic Systems10.1145/363111729:2(1-41)Online publication date: 14-Feb-2024
    • (2024)Resilient and Secure Programmable System-on-Chip Accelerator Offload2024 43rd International Symposium on Reliable Distributed Systems (SRDS)10.1109/SRDS64841.2024.00016(52-65)Online publication date: 30-Sep-2024
    • (2024)NoC-Armor: Leveraging Quantitative Analysis for Enhanced Security2024 IEEE 67th International Midwest Symposium on Circuits and Systems (MWSCAS)10.1109/MWSCAS60917.2024.10658715(1001-1006)Online publication date: 11-Aug-2024
    • (2024)Hardware Attack Models in Tiled Chip Multi-Core Processors: A Survey2024 IEEE 17th International Symposium on Embedded Multicore/Many-core Systems-on-Chip (MCSoC)10.1109/MCSoC64144.2024.00044(215-222)Online publication date: 16-Dec-2024
    • (2024)Sec-NoC: A Lightweight Secure Communication System for On-Chip InterconnectsIEEE Embedded Systems Letters10.1109/LES.2023.333356116:2(214-217)Online publication date: Jun-2024
    • (2024)QA-NoCs: Quantitative Analysis for Trojan Detection in Network-on-Chips2024 IEEE Computer Society Annual Symposium on VLSI (ISVLSI)10.1109/ISVLSI61997.2024.00147(757-761)Online publication date: 1-Jul-2024
    • (2024)Watermarking Three-Dimensional NOC Architecture to Detect Malicious Intellectual Property2024 7th International Conference on Circuit Power and Computing Technologies (ICCPCT)10.1109/ICCPCT61902.2024.10673246(165-170)Online publication date: 8-Aug-2024
    • Show More Cited By

    View Options

    Login options

    View options

    PDF

    View or Download as a PDF file.

    PDF

    eReader

    View online with eReader.

    eReader

    Figures

    Tables

    Media

    Share

    Share

    Share this Publication link

    Share on social media