Hsiang-Jen Tsai
ABSTRACT
NVM has commonly been used to address increasingly large last-level caches (LLCs) requirements by reducing leakage. However, frequent data-writing operations result in increased energy consumption. In this context, a promising memory technology, Non-volatile SRAM (nvSRAM), enables normal and standby operation modes which can be used to store various types of data. However, nvSRAM suffers from high dynamic energy usage due to frequent switching between operation modes. In this paper, we propose a redundant store elimination (RSE) scheme which, on average, discards 94% of needless bit-write operations. Moreover, we present a retention-aware cache management policy to reduce data updates of cache blocks, based on the correlation between data lifetime and cache types. Experimental results demonstrate that our proposal can improve energy consumption of SRAM-based and RRAM-based LLCs by 57% and 31%, respectively.
- S. Park et al., "Future Cache Design using STT MRAMs for Improved Energy Efficiency: Devices, Circuits and Architecture," in Proc. DAC, 2012, pp. 492--497. Google Scholar
Digital Library
- S.-S. Sheu et al., "4 Mb Embedded SLC Resistive-RAM Macro with 7.2 ns Read-Write Random-Access Time and 160 ns MLC-Access Capability," in Proc. ISSCC, 2011, pp. 200--202.Google Scholar
- K. Lee et al., "Development of Embedded STT-MRAM for Mobile System-On-Chips," IEEE Trans. Magn., vol. 47, 2011.Google Scholar
- X. Wu et al., "Hybrid Cache Architecture with Disparate Memory Technologies," in Proc. ISCA, 2009, pp. 34--45. Google ScholarDigital Library
- G. Sun et al., "A Novel Architecture of the 3D Stacked MRAM L2 Cache for CMPs," in Proc. HPCA, 2009, pp. 239--249.Google ScholarCross Ref
- J. Wang et al., "Point and Discard: A Hard-Error-Tolerant Architecture for Non-Volatile Last Level Caches," in Proc. DAC, 2012. Google ScholarDigital Library
- Y. Zhoy et al., "Asymmetric-access aware Optimization for STT-RAM Caches with Process Variations," in Proc. GLSVLSI, 2013. Google ScholarDigital Library
- Y. Ma et al., "An MTJ-Based Nonvolatile Associative Memory Architecture With Intelligent Power-Saving Scheme for HighSpeed Low-Power Recognition Applications," in Proc. ISCAS, 2013, pp. 1248--1251.Google Scholar
- P.-F. Chiu et al., "Low Store Energy, Low VDDmin, 8T2R Non-Volatile Latch and SRAM with Vertical-Stacked Resistive Memory (memristor) Devices for Low Power Mobile Applications," IEEE J. Solid-State Circuits, vol. 47, pp. 1483--1496, Jun. 2012.Google ScholarCross Ref
- M. Rasquinha et al., "An Energy Efficient Cache Design Using Spin Torque Transfer (STT) RAM," in Proc. ISLPED, 2010. Google ScholarDigital Library
- P. Zhou et al., "A Durable and Energy Efficient Main Memory Using Phase Change Memory Technology," in Proc. ISCA, 2009. Google ScholarDigital Library
- P. Zhou et al., "Energy Reduction for STT-RAM using Early Write Termination," in Proc. ICCAD, 2009, pp. 264--268. Google ScholarDigital Library
- R. Ubal et al., "Multi2Sim: A Simulation Framework to Evaluate Multicore-Multithreaded Processors," in Proc. SBAC-PAD, 2007.Google ScholarCross Ref
- A. Jaleel et al., "High Performance Cache Replacement using Re-Reference Interval Prediction (RRIP)," in Proc. ISCA, 2010. Google ScholarDigital Library
- J. Wang et al., "OAP: An Obstruction-Aware Cache Management Policy for STT-RAM Last-Level Cache," in Proc. DATE, 2013. Google ScholarDigital Library
- A. P. Ferreira et al., "Increasing PCM Main Memory Lifetime," in Proc. DATE, 2010, pp. 914--919. Google ScholarDigital Library
- S.-Y Park et al, "CFLRU: A Replacement Algorithm for Flash Memory," in Proc. CASES, 2006, pp. 234--241. Google ScholarDigital Library
Index Terms
- Leveraging Data Lifetime for Energy-Aware Last Level Non-Volatile SRAM Caches using Redundant Store Elimination
Recommendations
Low-energy volatile STT-RAM cache design using cache-coherence-enabled adaptive refresh
Spin-Torque Transfer RAM (STT-RAM) is a promising candidate for SRAM replacement because of its excellent features, such as fast read access, high density, low leakage power, and CMOS technology compatibility. However, wide adoption of STT-RAM as cache ...
Preventing STT-RAM Last-Level Caches from Port Obstruction
Many new nonvolatile memory (NVM) technologies have been heavily studied to replace the power-hungry SRAM/DRAM-based memory hierarchy in today's computers. Among various emerging NVM technologies, Spin-Transfer Torque RAM (STT-RAM) has many benefits, ...
Prolonging Lifetime of Non-volatile Last Level Caches with Cluster Mapping
GLSVLSI '16: Proceedings of the 26th edition on Great Lakes Symposium on VLSIRecently, work has been done on using nonvolatile cells, such as Spin Transfer Torque RAM (STT-RAM) or Magnetic RAM (M-RAM), to construct last level caches (LLC). These structures mitigate the leakage power and density problem found in traditional SRAM ...
Comments