research-article

LiVe: Timely Error Detection in Light-Lockstep Safety Critical Systems

Authors:

Carles Hernandez,

Jaume AbellaAuthors Info & Claims

DAC '14: Proceedings of the 51st Annual Design Automation Conference

Pages 1 - 6

https://doi.org/10.1145/2593069.2593155

Published: 01 June 2014 Publication History

Abstract

Safety-critical systems rely on features such as lockstep execution for error detection, and reset and reexecution for error correction. In particular, light lockstep is an attractive choice since it does not require redesigning cores but, instead, comparing off-core activities (i.e. data/addresses sent). While this approach suffices to guarantee functional correctness of the system, as needed for certification against safety standards (e.g., ISO26262), it fails to provide any timing guarantee as the time elapsed since the error occurs until lockstep detects it can be inordinately large.

In this paper (i) we analyse the timing behaviour of errors in light lockstep systems, showing that a significant fraction of errors may remain undetected for long periods. Then, (ii) we put this problem in the context of certification against safety standards. Finally, (iii) we propose LiVe (Lightly Verbose), an approach to guarantee timely detection of errors at low cost in the context of light lockstep systems.

References

[1]

Guidelines and methods for conducting the safety assessment process on civil airborne systems and equipment. ARP4761, 2001.

[2]

J. Abella et al. Towards improved survivability in safety-critical systems. In IOLTS, 2011.

Digital Library

[3]

M. Agostinelli et al. Erratic fluctuations of SRAM cache Vmin at the 90nm process technology node. In IEDM, 2005.

[4]

AUTOSAR. Technical Overview V2.0.1, 2006.

[5]

D. Bernick et al. Nonstop advanced architecture. In DSN, 2005.

Digital Library

[6]

C.L. Chen and M.Y. Hsiao. Error-correcting codes for semiconductor memory applications: A state of the art review. IBM Journal of R&D, 28(2):124--134, 1984.

Digital Library

[7]

Freescale Semiconductor. Qorivva MPC5643L Microcontroller Data Sheet, 2013.

[8]

IBM. PowerPC 750GX Lockstep Facility. Application note, 2008.

[9]

Infineon. AURIX - TriCore datasheet. highly integrated and performance optimized 32-bit microcontrollers for automotive and industrial applications.

[10]

International Organization for Standardization. ISO/DIS 26262. Road Vehicles -- Functional Safety, 2009.

[11]

LiP6. SoCLib. www.soclib.fr/trac/dev.

[12]

R.E. Lyons and W. Vanderkulk. The use of triple modular redundancy to improve computer reliability. IBM Journal of R&D, 6(2):200--209, 1962.

Digital Library

[13]

S.S. Mukherjee, M. Kontz, and S.K. Reinhardt. Detailed design and evaluation of redundant multithreading alternatives. In ISCA, 2002.

Digital Library

[14]

J. Poovey. Characterization of the EEMBC Benchmark Suite. North Carolina State University, 2007.

[15]

S.K. Reinhardt and S.S. Mukherjee. Transient fault detection via simultaneous multithreading. In ISCA, 2000.

Digital Library

[16]

E. Rotenberg. AR-SMT: A microarchitectural approach to fault tolerance in microprocessors. In FTC, 1999.

Digital Library

[17]

RTCA and EUROCAE. DO-178B / ED-12B, Software Considerations in Airborne Systems and Equipment Certification, 1992.

[18]

T. Ungerer et al. parMERASA - multi-core execution of parallelised hard real-time applications supporting analysability. In Euromicro DSD, 2013.

Digital Library

[19]

F. Wartel et al. Measurement-based probabilistic timing analysis: Lessons from an integrated-modular avionics case study. In SIES, 2013.

Cited By

Sarraseca MAlcaide SFuentes FRodriguez JChang FLasfar ICanal RCazorla FAbella J(2023)SafeLS: An Open Source Implementation of a Lockstep NOEL-V RISC-V Core2023 IEEE 29th International Symposium on On-Line Testing and Robust System Design (IOLTS)10.1109/IOLTS59296.2023.10224867(1-7)Online publication date: 3-Jul-2023
https://doi.org/10.1109/IOLTS59296.2023.10224867
Alcaide SHernandez CRoca AAbella J(2017)DIMPProceedings of the 54th Annual Design Automation Conference 201710.1145/3061639.3062231(1-6)Online publication date: 18-Jun-2017
https://dl.acm.org/doi/10.1145/3061639.3062231
Espinosa JHernandez CAbella J(2016)Modeling RTL fault models behavior to increase the confidence on TSIM-based fault injection2016 IEEE 22nd International Symposium on On-Line Testing and Robust System Design (IOLTS)10.1109/IOLTS.2016.7604673(60-65)Online publication date: Jul-2016
https://doi.org/10.1109/IOLTS.2016.7604673
Show More Cited By

Recommendations

Theory and Design of t-Error Correcting, k-Error Detecting and d-Unidirectional Error Detecting Codes with d

The fundamental theory of t-error correcting, k-error detecting, and d-unidirectional error detecting codes with d
BCH 2-Bit and 3-Bit Error Correction with Fast Multi-Bit Error Detection
Architecture of Computing Systems
Abstract
In this paper an new approach combining 2-bit and 3-bit BCH error correction with fast and simple error detection for errors of higher order is presented. Under the assumption that a 2-bit error or 3-bit error occurred, the corresponding ... $_{}_{}$ $_{}_{}_{}$ $_{}$
Challenges for an Open and Evolutionary Approach to Safety Assurance and Certification of Safety-Critical Systems
WOSOCER '11: Proceedings of the 2011 First International Workshop on Software Certification

Safety assurance and certification are amongst the most expensive and time-consuming tasks in the development of safety-critical embedded systems. The increasing complexity and size of this kind of systems combined with the growing market demand ...

Comments

Information & Contributors

Information

Published In

cover image ACM Other conferences

DAC '14: Proceedings of the 51st Annual Design Automation Conference

June 2014

1249 pages

ISBN:9781450327305

DOI:10.1145/2593069

Copyright © 2014 ACM.

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

In-Cooperation

EDAC: Electronic Design Automation Consortium
SIGBED: ACM Special Interest Group on Embedded Systems
SIGDA: ACM Special Interest Group on Design Automation
IEEE-CEDA

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 01 June 2014

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Author Tags

Qualifiers

Research-article
Research
Refereed limited

Conference

DAC '14

DAC '14: The 51st Annual Design Automation Conference 2014

June 1 - 5, 2014

CA, San Francisco, USA

Acceptance Rates

Overall Acceptance Rate 1,770 of 5,499 submissions, 32%

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

7
Total Citations
View Citations
181
Total Downloads

Downloads (Last 12 months)11
Downloads (Last 6 weeks)0

Reflects downloads up to 03 Mar 2025

Other Metrics

View Author Metrics

Citations

Cited By

Sarraseca MAlcaide SFuentes FRodriguez JChang FLasfar ICanal RCazorla FAbella J(2023)SafeLS: An Open Source Implementation of a Lockstep NOEL-V RISC-V Core2023 IEEE 29th International Symposium on On-Line Testing and Robust System Design (IOLTS)10.1109/IOLTS59296.2023.10224867(1-7)Online publication date: 3-Jul-2023
https://doi.org/10.1109/IOLTS59296.2023.10224867
Alcaide SHernandez CRoca AAbella J(2017)DIMPProceedings of the 54th Annual Design Automation Conference 201710.1145/3061639.3062231(1-6)Online publication date: 18-Jun-2017
https://dl.acm.org/doi/10.1145/3061639.3062231
Espinosa JHernandez CAbella J(2016)Modeling RTL fault models behavior to increase the confidence on TSIM-based fault injection2016 IEEE 22nd International Symposium on On-Line Testing and Robust System Design (IOLTS)10.1109/IOLTS.2016.7604673(60-65)Online publication date: Jul-2016
https://doi.org/10.1109/IOLTS.2016.7604673
Liu MMeyer B(2016)Bounding error detection latency in safety critical systems with enhanced Execution Fingerprinting2016 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT)10.1109/DFT.2016.7684068(47-52)Online publication date: Sep-2016
https://doi.org/10.1109/DFT.2016.7684068
Hernandez CAbella JNebel WAtienza D(2015)Low-cost checkpointing in automotive safety-relevant systemsProceedings of the 2015 Design, Automation & Test in Europe Conference & Exhibition10.5555/2755753.2755774(91-96)Online publication date: 9-Mar-2015
https://dl.acm.org/doi/10.5555/2755753.2755774
Espinosa JHernandez CAbella Jde Andres DRuiz J(2015)Analysis and RTL correlation of instruction set simulators for automotive microcontroller robustness verificationProceedings of the 52nd Annual Design Automation Conference10.1145/2744769.2744798(1-6)Online publication date: 7-Jun-2015
https://dl.acm.org/doi/10.1145/2744769.2744798
Espinosa JHernandez CAbella J(2015)Characterizing fault propagation in safety-critical processor designs2015 IEEE 21st International On-Line Testing Symposium (IOLTS)10.1109/IOLTS.2015.7229848(144-149)Online publication date: Jul-2015
https://doi.org/10.1109/IOLTS.2015.7229848

View Options

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Full Access

Get this Publication

View options

PDF

View or Download as a PDF file.

eReader

View online with eReader.

Figures

Tables

Media

View Table of Conten