Anirudh Iyengar
ABSTRACT
Non-volatile memories are gaining significant attention for embedded cache application due to low standby power and excellent retention. Domain wall memory (DWM) is one possible candidate due to its ability to store multiple bits/cell in order to break the density barrier. Additionally, it provides low standby power, fast access time, good endurance and good retention. In this paper, we provide a physics-based model of domain wall that comprehends process variations (PV) and Joule heating. The proposed model has been used for circuit simulation. We also propose techniques to mitigate the impact of variability and Joule heating while enabling low-power and high frequency operation.
- PW Diodato, "Embedded DRAM: more than just a memory", IEEE Communications Magazine, 2000. Google Scholar
Digital Library
- M. Hosomi, et al. "A novel nonvolatile memory with spin torque transfer magnetization switching: Spin-RAM." IEDM, 2005.Google Scholar
- M. H. Kryder et al., "After hard drives---what comes next?", TMag, 2009.Google Scholar
- S. Ghosh, "Path to a TeraByte of on-chip memory for petabit per second bandwidth with< 5watts of power." DAC, 2013. Google ScholarDigital Library
- R. Venkatesan et al., "TapeCache: a high density, energy efficient cache based on domain wall memory," ISLPED, 2012. Google ScholarDigital Library
- A. J. Annunziata et al., "Racetrack memory cell array with integrated magnetic tunnel junction readout, IEDM 2011.Google ScholarCross Ref
- C. Augustine, "Spintronic memory and logic: From atoms to systems." PhD diss., Purdue University, 2011.Google Scholar
- M. Hayashi, "Current driven dynamics of magnetic domain walls in permalloy nanowires." PhD diss., Stanford University, 2006.Google Scholar
- M. Hayashi, et al. "Dynamics of domain wall depinning driven by a combination of direct and pulsed currents. APL (2008).Google Scholar
- Z. Sun, et al. "Cross-layer racetrack memory design for ultra high density and low power consumption." DAC, 2013. Google ScholarDigital Library
- S. Ghosh "Design methodologies for high density domain wall memory." NANOARCH (2013).Google Scholar
- O. Boulle, et al. "Current-induced domain wall motion in nanoscale ferromagnetic elements." MRE (2011).Google Scholar
- Malozemo®, A. P. & Slonczewski, J. C. Magnetic Domain Walls in Bubble Material (Academic Press, New York, 1979).Google Scholar
- J. C. Slonczewski, et al. "Energy Of Walls In Thin Magnetic Double Permalloy (Ni-Fe) Films." APL (1965).Google Scholar
- J. Zhang, et al. "Identification of transverse spin currents in noncollinear magnetic structures." PRL (2004).Google Scholar
- A. Thiaville, et al. "Domain-Wall Dynamics in Nanowires and Nanostrips". Springer Berlin Heidelberg, 2006.Google Scholar
- C. Hassel, et al. "Resistance of domain walls created by means of a magnetic force microscope in transversally magnetized epitaxial Fe wires." APL, 2009Google Scholar
- J. C. Slonczewski, Theory of domain-wall motion in magnetic-films and platelets. J. Appl. Phys. 1973.Google Scholar
- S. Parkin, et al. "Magnetic domain-wall racetrack memory." Science, 2008.Google Scholar
- H. Fangohr, et al. "Joule heating in nanowires." Phy Review-B-2011.Google Scholar
- C. Y. You, et al. "Analytic expression for the temperature of the current-heated nanowire for the current-induced domain wall motion." APL, 2006.Google Scholar
- L. Thomas, et al. "Oscillatory dependence of current-driven magnetic domain wall motion on current pulse length." Nature, 2006.Google Scholar
- T. Suzuki, et al. "Analysis of current-driven domain wall motion from pinning sites in nanostrips with perpendicular magnetic anisotropy." JAP, 2008Google Scholar
- K. Skadron, et al. "Control-theoretic techniques and thermal-RC modeling for accurate and localized dynamic thermal management." In HPCA, 2002. Google ScholarDigital Library
Recommendations
Domain wall memory based digital signal processors for area and energy-efficiency
DAC '15: Proceedings of the 52nd Annual Design Automation ConferenceIn many Digital Signal Processing (DSP) applications such as Viterbi decoder and Fast Fourier Transform (FFT), Static Random Access Memory (SRAM) based embedded memory consumes significant portion of area and power. These DSP units are dominated by ...
Cache Design with Domain Wall Memory
Domain wall memory (DWM) is a recently developed spin-based memory technology in which several bits of data are densely packed into the domains of a ferromagnetic wire. DWM has shown great promise in enabling non-volatile memory with very high density and ...
Path to a TeraByte of on-chip memory for petabit per second bandwidth with < 5watts of power
DAC '13: Proceedings of the 50th Annual Design Automation ConferenceWe propose a path to achieve an ambitious target that has never been tried before: a terabyte of on-chip memory for petabit/second of bandwidth with < 5W of power. Conventional methodology of on-chip memory design is bottom up where the choice of ...
Comments