IP-NUMA for low-latency communication
Abstract
References
Index Terms
- IP-NUMA for low-latency communication
Recommendations
Dynamically-Allocated Multi-Queue Buffers for VLSI Communication Switches
Small n*n switches are key components of interconnection networks used in multiprocessors and multicomputers. The architecture of these n*n switches, particularly their internal buffers, is critical for achieving high-throughput low-latency ...
Low‐loss TCP/IP header compression for wireless networks
AbstractWireless is becoming a popular way to connect mobile computers to the Internet and other networks. The bandwidth of wireless links will probably always be limited due to properties of the physical medium and regulatory limits on the use of ...
Small scale multiprocessor soft IP (SSM IP): single FPGA chip area and performance evaluation
FPGA '09: Proceedings of the ACM/SIGDA international symposium on Field programmable gate arraysFuture generation multiprocessor system on chip (MPSOC) will be based on hundreds of processors connected through network on chips. One of the challenges is to tackle the design productivity required to reach this goal. We propose a NOC based small scale ...
Comments
Information & Contributors
Information
Published In
Sponsors
- JSPS: Japanese Society for the Promotion of Science
- WIDE
Publisher
Association for Computing Machinery
New York, NY, United States
Publication History
Check for updates
Author Tags
Qualifiers
- Short-paper
Conference
- JSPS
Acceptance Rates
Contributors
Other Metrics
Bibliometrics & Citations
Bibliometrics
Article Metrics
- 0Total Citations
- 100Total Downloads
- Downloads (Last 12 months)3
- Downloads (Last 6 weeks)1
Other Metrics
Citations
View Options
Login options
Check if you have access through your login credentials or your institution to get full access on this article.
Sign in