Chenchen Fu
ABSTRACT
Energy consumption of memories is always a significant issue for computing systems. Recently, hybrid PRAM and DRAM memory architectures have been proposed. It combines the advantages of DRAM and PRAM, such as low leakage power in PRAM and short write latency in DRAM. However, the leakage power in DRAM is still considerable in hybrid memories. The leakage power can only be reduced by turning DRAM into sleep state. In this paper, a novel proximity concept is proposed to guide the variable partitioning to maximize the possibility of turning DRAM into sleep mode. A novel Sleep-Aware Variable Partition Algorithm (SAVPA) is then proposed with the objective of maximizing the sleep time of DRAM while satisfying the performance and endurance constraints. The experiment results show that SAVPA reduces the energy consumption by 11.25% in average (up to 15.84%) compared to the state-of-art work with simple sleep technique.
- CACTI: http://http://www.cacti.net/.Google Scholar
- MediaBench: http://euler.slu.edu/~fritts/mediabench/.Google Scholar
- P. Baptiste, M. Chrobak, and C. Dürr. Polynomial time algorithms for minimum energy scheduling. In Proceedings of the 15th annual European conference on Algorithms, ESA'07, pages 136--150. Springer-Verlag, 2007. Google ScholarDigital Library
- X. Dong, C. Xu, Y. Xie, and N. Jouppi. Nvsim: A circuit-level performance, energy, and area model for emerging nonvolatile memory. Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on, 31(7):994--1007, July 2012.Google ScholarDigital Library
- S. Kang, W. Y. Cho, B.-H. Cho, K.-J. Lee, C.-S. Lee, H.-R. Oh, B.-G. Choi, Q. Wang, H.-J. Kim, M.-H. Park, Y. H. Ro, S. Kim, C.-D. Ha, K.-S. Kim, Y.-R. Kim, D.-E. Kim, C.-K. Kwak, H.-G. Byun, G. Jeong, H. Jeong, K. Kim, and Y. Shin. A 0.1-μm 1.8-v 256-mb phase-change random access memory (pram) with 66-mhz synchronous burst-read operation. Solid-State Circuits, IEEE Journal of, 42(1):210--218, Jan 2007.Google ScholarCross Ref
- A. Krall, I. Pryanishnikov, U. Hirnschrott, and C. Panis. Xdspcore: a compiler-based configurable digital signal processor. Micro, IEEE, 24(4):67--78, July 2004. Google ScholarDigital Library
- R. Leupers and D. Kotte. Variable partitioning for dual memory bank dsps. In Proceedings of the Acoustics, Speech, and Signal Processing, 200. On IEEE International Conference - Volume 02, ICASSP '01, pages 1121--1124, Washington, DC, USA, 2001. IEEE Computer Society. Google ScholarDigital Library
- T. Liu, Y. Zhao, C. Xue, and M. Li. Power-aware variable partitioning for dsps with hybrid pram and dram main memory. In Design Automation Conference (DAC), 2011 48th ACM/EDAC/IEEE, pages 405--410, June 2011. Google ScholarDigital Library
- G. D. Micheli. Synthesis and Optimization of Digital Circuits. McGraw-Hill Higher Education, 1st edition, 1994. Google ScholarDigital Library
- M. A. R. Saghir, P. Chow, and C. G. Lee. Exploiting dual data-memory banks in digital signal processors. SIGPLAN Not., 31(9):234--243, Sept. 1996. Google ScholarDigital Library
- Z. Wang and X. S. Hu. Energy-aware variable partitioning and instruction scheduling for multibank memory architectures. ACM Trans. Des. Autom. Electron. Syst., 10(2):369--388, Apr. 2005. Google ScholarDigital Library
- S. J. E. Wilton and N. Jouppi. Cacti: an enhanced cache access and cycle time model. Solid-State Circuits, IEEE Journal of, 31(5):677--688, May 1996.Google Scholar
- Q. Zhuge, E.-M. Sha, B. Xiao, and C. Chantrapornchai. Efficient variable partitioning and scheduling for dsp processors with multiple memory modules. Signal Processing, IEEE Transactions on, 52(4):1090--1099, April 2004. Google ScholarDigital Library
- M. J. S. C. Zivojnovic, V. and H. Meyr. Dspstone: a dsp-oriented benchmarking methodology. In Proceedings of the International Conference on Signal Processing Applications and Technology, 1994.Google Scholar
Index Terms
- Sleep-aware variable partitioning for energy-efficient hybrid PRAM and DRAM main memory
Recommendations
Power management of hybrid DRAM/PRAM-based main memory
DAC '11: Proceedings of the 48th Design Automation ConferenceHybrid main memory consisting of DRAM and non-volatile memory is attractive since the non-volatile memory can give the advantage of low standby power while DRAM provides high performance and better active power. In this work, we address the power ...
Migration based page caching algorithm for a hybrid main memory of DRAM and PRAM
SAC '11: Proceedings of the 2011 ACM Symposium on Applied ComputingAs the DRAM based main memory significantly increases the power and cost budget of a computer system, new memory technologies such as Phase-change RAM (PRAM), Ferroelectric RAM (FRAM), and Magnetic RAM (MRAM) have been proposed to replace the DRAM. ...
Energy efficient task allocation for hybrid main memory architecture
Compared with the conventional dynamic random access memory (DRAM), emerging non-volatile memory technologies provide better density and energy efficiency. However, current NVM devices typically suffer from high write power, long write latency and low ...
Comments