research-article

Tsmart-GalsBlock: a toolkit for modeling, validation, and synthesis of multi-clocked embedded systems

Authors:

Han Liu,

Ming Gu,

Jiaguang SunAuthors Info & Claims

FSE 2014: Proceedings of the 22nd ACM SIGSOFT International Symposium on Foundations of Software Engineering

Pages 711 - 714

https://doi.org/10.1145/2635868.2661664

Published: 11 November 2014 Publication History

Get Access

Abstract

The key challenges of the model-driven approach to designing multi-clocked embedded systems are three-fold: (1) how to model local synchronous components and asynchronous communication between components in a single framework, (2) how to ensure the correctness of the model, and (3) how to maintain the consistency between the model and the implementation of the system. In this paper, we present Tsmart, a self-contained toolkit to address these three challenges. Tsmart seamlessly integrates (1) a graphical editor to facilitate the modeling of the complex behaviors and structures in an embedded system, (2) a simulator for interactive graphical simulation to understand and debug the system model, (3) a verication engine to verify the correctness of the system design, and (4) a synthesis engine to automatically generate ecient executable VHDL code from the model. The toolkit has been successfully applied to designing the main control system of a train communication controller, and the system has already been deployed and in operation. The evaluation of Tsmart on this real industrial application demonstrates the eectiveness and the potential of the toolkit.

References

[1]

P. Amagbégnon, L. Besnard, and P. Le Guernic. Implementation of the data-flow synchronous language signal. In Proceeding of the ACM SIGPLAN PLDI, volume 30, pages 163–173. ACM, 1995.

Digital Library

Google Scholar

[2]

F. Balarin. Hardware-software co-design of embedded systems : the POLIS approach. The Kluwer international series in engineering and computer science. Kluwer Academic Publishers, 1997.

Digital Library

Google Scholar

[3]

Berry. Scade-synchoronous design and validation of embedded control software. In Proceedings of the workshop Next generation design and verification methodologies for distributed embedded control systems, pages 19–33. Springer, 2007.

Google Scholar

[4]

G. Berry. Circuit design and verication with esterel v7. In HLVDT, pages 133–136. IEEE, 2007.

Digital Library

Google Scholar

[5]

C. Brooks, E. A. Lee, and S. Tripakis. Exploring models of computation with ptolemy ii. In IEEE/ACM CODES+ISSS, pages 331–332. IEEE, 2010.

Digital Library

Google Scholar

[6]

I. E. Commission et al. Iec 61375-1. Train Communication Network, 2011.

Google Scholar

[7]

F. Doucet, M. Menarini, I. H. Krüger, R. Gupta, and J.-P. Talpin. A verification approach for gals integration of synchronous components. Theoretical Computer Science, 146(2):105–131, 2006.

Digital Library

Google Scholar

[8]

P. L. Guernic, J. pierre Talpin, and J. christophe Le Lann. Polychrony for system design. Journal for Circuits, Systems, and Computer, 12:261–304, 2002.

Google Scholar

[9]

F. He, L. Yin, and B.-Y. Wang. A Verifier for Component-Based Systems, 11th automated technology for verification and analysis edition, 2013.

Google Scholar

[10]

G. Holzmann. The model checker spin. IEEE Transactions on Software Engineering, 23(5):279–295.

Digital Library

Google Scholar

[11]

Y. Jiang and etc. Design and optimization of multi-clocked embedded systems using formal technique. In ESEC/FSE, pages 703–706. ACM, 2013.

Digital Library

Google Scholar

[12]

Y. Jiang and etc. Design of mixed synchronous/asynchronous systems with multiple clocks. IEEE Transactions on Parallel and Distributed Systems, Accepted to appear:1–14, 2014.

Google Scholar

[13]

S. Ramesh, S. Sonalkar, V. Dsilva, N. Chandra, and B. Vijayalakshmi. A toolset for modelling and verification of gals systems. In Proceeding of the International Conference on Computer Aided Verification, pages 506–509. Springer, 2004.

Google Scholar

[14]

J. Yu and etc. Mvb example, vedio, user manual and toolkit download of tsmart. https://sites.google.com/site/jiangyu198964/home.

Google Scholar

Cited By

View all

Yu ZYang YSu ZWang RTao YJiang Y(2025)Knight: Optimizing Code Generation for Simulink Models With Loop ReshapingIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems10.1109/TCAD.2024.343869144:2(444-457)Online publication date: Feb-2025
https://doi.org/10.1109/TCAD.2024.3438691
Cheng YYu ZSu ZChen TZhang XJiang YDe V(2024)AccMoS: Accelerating Model Simulation for Simulink via Code GenerationProceedings of the 61st ACM/IEEE Design Automation Conference10.1145/3649329.3656218(1-6)Online publication date: 23-Jun-2024
https://dl.acm.org/doi/10.1145/3649329.3656218
Yu ZSu ZJiang YCui AWang RDe V(2024)Efficient Code Generation for Data-Intensive Simulink Models via Redundancy EliminationProceedings of the 61st ACM/IEEE Design Automation Conference10.1145/3649329.3656217(1-6)Online publication date: 23-Jun-2024
https://dl.acm.org/doi/10.1145/3649329.3656217
Show More Cited By

Index Terms

Tsmart-GalsBlock: a toolkit for modeling, validation, and synthesis of multi-clocked embedded systems
1. Software and its engineering
  1. Software creation and management
    1. Designing software
      1. Software implementation planning
        Software design techniques
    2. Software development process management

Recommendations

Can reactive synthesis and syntax-guided synthesis be friends?
SPLASH Companion 2021: Companion Proceedings of the 2021 ACM SIGPLAN International Conference on Systems, Programming, Languages, and Applications: Software for Humanity

While reactive synthesis and syntax-guided synthesis (SyGuS) have seen enormous progress in recent years, combining the two approaches has remained a challenge. In this work, we present the synthesis of reactive programs from Temporal Stream Logic ...
Optimizing synthesis with metasketches
POPL '16

Many advanced programming tools---for both end-users and expert developers---rely on program synthesis to automatically generate implementations from high-level specifications. These tools often need to employ tricky, custom-built synthesis algorithms ...
Can reactive synthesis and syntax-guided synthesis be friends?
PLDI 2022: Proceedings of the 43rd ACM SIGPLAN International Conference on Programming Language Design and Implementation

While reactive synthesis and syntax-guided synthesis (SyGuS) have seen enormous progress in recent years, combining the two approaches has remained a challenge. In this work, we present the synthesis of reactive programs from Temporal Stream Logic ...

Comments

Information & Contributors

Information

Published In

FSE 2014: Proceedings of the 22nd ACM SIGSOFT International Symposium on Foundations of Software Engineering

November 2014

856 pages

ISBN:9781450330565

DOI:10.1145/2635868

General Chair:
Shing-Chi Cheung
Hong Kong University of Science and Technology, China
,
Program Chairs:
Alessandro Orso
Georgia Institute of Technology, USA
,
Margaret-Anne Storey
University of Victoria, Canada

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 11 November 2014

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Author Tags

Qualifiers

Research-article

Conference

SIGSOFT/FSE'14

Sponsor:

SIGSOFT

SIGSOFT/FSE'14: 22nd ACM SIGSOFT Symposium on the Foundations of Software Engineering

November 16 - 21, 2014

Hong Kong, China

Acceptance Rates

Overall Acceptance Rate 17 of 128 submissions, 13%

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

9
Total Citations
View Citations
233
Total Downloads

Downloads (Last 12 months)7
Downloads (Last 6 weeks)0

Reflects downloads up to 03 Mar 2025

Other Metrics

View Author Metrics

Citations

Cited By

View all

Yu ZYang YSu ZWang RTao YJiang Y(2025)Knight: Optimizing Code Generation for Simulink Models With Loop ReshapingIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems10.1109/TCAD.2024.343869144:2(444-457)Online publication date: Feb-2025
https://doi.org/10.1109/TCAD.2024.3438691
Cheng YYu ZSu ZChen TZhang XJiang YDe V(2024)AccMoS: Accelerating Model Simulation for Simulink via Code GenerationProceedings of the 61st ACM/IEEE Design Automation Conference10.1145/3649329.3656218(1-6)Online publication date: 23-Jun-2024
https://dl.acm.org/doi/10.1145/3649329.3656218
Yu ZSu ZJiang YCui AWang RDe V(2024)Efficient Code Generation for Data-Intensive Simulink Models via Redundancy EliminationProceedings of the 61st ACM/IEEE Design Automation Conference10.1145/3649329.3656217(1-6)Online publication date: 23-Jun-2024
https://dl.acm.org/doi/10.1145/3649329.3656217
Su ZYu ZWang DYang YWang RChang WCui AJiang Y(2024)HSTCG: State-Aware Simulink Model Test Case Generation with Heuristic StrategyIEEE Transactions on Software Engineering10.1109/TSE.2024.3428528(1-17)Online publication date: 2024
https://doi.org/10.1109/TSE.2024.3428528
Su ZWang DYu ZYang YJiang YWang RChang WLi WCui ASun J(2023)PHCG: Optimizing Simulink Code Generation for Embedded System With SIMD InstructionsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems10.1109/TCAD.2022.319750442:4(1072-1084)Online publication date: Apr-2023
https://doi.org/10.1109/TCAD.2022.3197504
Yu ZSu ZYang YLiang JJiang YCui AChang WWang R(2022)Mercury: Instruction Pipeline Aware Code Generation for Simulink ModelsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems10.1109/TCAD.2022.319996741:11(4504-4515)Online publication date: Nov-2022
https://doi.org/10.1109/TCAD.2022.3199967
Su ZWang DYang YJiang YChang WFang LLi WSun J(2022)Code Synthesis for Dataflow-Based Embedded Software DesignIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems10.1109/TCAD.2021.305548741:1(49-61)Online publication date: Jan-2022
https://doi.org/10.1109/TCAD.2021.3055487
Li XWang RJiang YGuan YLi XSong X(2017)Formal Modeling and Automatic Code Synthesis for Robot System2017 22nd International Conference on Engineering of Complex Computer Systems (ICECCS)10.1109/ICECCS.2017.17(146-149)Online publication date: Nov-2017
https://doi.org/10.1109/ICECCS.2017.17
Zhang HJiang YLiu HZhang HGu MSun JLo DApel SKhurshid S(2016)Model driven design of heterogeneous synchronous embedded systemsProceedings of the 31st IEEE/ACM International Conference on Automated Software Engineering10.1145/2970276.2970280(774-779)Online publication date: 25-Aug-2016
https://dl.acm.org/doi/10.1145/2970276.2970280

View Options

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Full Access

Get this Publication

View options

PDF

View or Download as a PDF file.

PDF

eReader

View online with eReader.

eReader

Abstract

References

Cited By

Index Terms

Recommendations

Can reactive synthesis and syntax-guided synthesis be friends?

Optimizing synthesis with metasketches

Can reactive synthesis and syntax-guided synthesis be friends?

Comments

Information

Published In

Sponsors

Publisher

Publication History

Permissions

Check for updates

Author Tags

Qualifiers

Conference

Acceptance Rates

Contributors

Other Metrics

Bibliometrics

Article Metrics

Other Metrics

Citations

Cited By

Login options

Full Access

View options

PDF

eReader

Share

Share this Publication link

Share on social media

Affiliations