skip to main content
10.1145/2656075.2656105acmconferencesArticle/Chapter ViewAbstractPublication PagesesweekConference Proceedingsconference-collections
research-article

Workload-aware shaping of shared resource accesses in mixed-criticality systems

Published: 12 October 2014 Publication History

Abstract

For mixed-criticality systems, safety standards (e.g. ISO 26262) require sufficient independence among different criticality levels, unless the entire system is certified according to the highest applicable level. We present a resource arbitration scheme that provides sufficient independence among different criticality levels w.r.t. timing properties. We exploit throughput and latency slack of critical applications by prioritizing non-critical over critical accesses and only switching priorities when necessary. By using an accurate representation of resource access patterns and workloads, the proposed arbitration scheme achieves an improved resource utilization compared to classical approaches that use simple access counters. The approach allows to provide service guarantees for critical applications, while reducing the adverse effects through strict prioritization on non-critical applications.

References

[1]
AMBA Specification (Rev. 2), May 1999.
[2]
L. Abeni and G. Buttazzo. Resource reservation in dynamic real-time systems. Real-Time Systems, 27(2):123--167, 2004.
[3]
B. Akesson, K. Goossens, and M. Ringhofer. Predator: A Predictable SDRAM Memory Controller. In Int'l Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS), pages 251--256. ACM Press New York, NY, USA, Sept. 2007.
[4]
B. Akesson, A. Hansson, and K. Goossens. Composable resource sharing based on latency-rate servers. In Digital System Design, Architectures, Methods and Tools, 2009. DSD '09. 12th Euromicro Conference on, pages 547--555, Aug 2009.
[5]
B. Akesson, L. Steffens, E. Strooisma, and K. Goossens. Real-time scheduling using credit-controlled static-priority arbitration. In Embedded and Real-Time Computing Systems and Applications, 2008. RTCSA '08. 14th IEEE International Conference on, pages 3--14, Aug 2008.
[6]
S. Baruah, A. Burns, and R. Davis. Response-time analysis for mixed criticality systems. In Real-Time Systems Symposium (RTSS), 2011 IEEE 32nd, pages 34--43, Nov 2011.
[7]
S. Baruah, H. Li, and L. Stougie. Towards the design of certifiable mixed-criticality systems. In Real-Time and Embedded Technology and Applications Symposium (RTAS), 2010 16th IEEE, pages 13--22, 2010.
[8]
N. Binkert, B. Beckmann, G. Black, S. K. Reinhardt, A. Saidi, A. Basu, J. Hestness, D. R. Hower, T. Krishna, S. Sardashti, R. Sen, K. Sewell, M. Shoaib, N. Vaish, M. D. Hill, and D. A. Wood. The gem5 simulator. SIGARCH Comput. Archit. News, 39(2):1--7, Aug. 2011.
[9]
A. Burns and A. Wellings. Dual priority assignment: A practical method for increasing processor utilisation. In Real-Time Systems, 1993. Proceedings., Fifth Euromicro Workshop on, pages 48--53, June 1993.
[10]
F. Dewan and N. Fisher. Efficient admission control for enforcing arbitrary real-time demand-curve interfaces. In Real-Time Systems Symposium (RTSS), 2012 IEEE 33rd, pages 127--136, Dec 2012.
[11]
A. Francini and F. Chiussi. Minimum-latency dual-leaky-bucket shapers for packet multiplexers: theory and implementation. In Quality of Service, 2000. IWQOS. 2000 Eighth International Workshop on, pages 19--28, 2000.
[12]
Y. Hara, H. Tomiyama, S. Honda, H. Takada, and K. Ishii. Chstone: A benchmark program suite for practical c-based high-level synthesis. In ISCAS, pages 1192--1195. IEEE, 2008.
[13]
F. Harmsze, A. Timmer, and J. van Meerbergen. Memory arbitration and cache management in stream-based systems. In Proceedings of the Conference on Design, Automation and Test in Europe, DATE '00, pages 257--262, New York, NY, USA, 2000. ACM.
[14]
S. Heithecker and R. Ernst. Traffic shaping for an fpga based sdram controller with complex qos requirements. In Proceedings of the 42Nd Annual Design Automation Conference, DAC '05, pages 575--578, New York, NY, USA, 2005. ACM.
[15]
R. Henia, A. Hamann, M. Jersak, R. Racu, K. Richter, and R. Ernst. System level performance analysis - the symta/s approach. Computers and Digital Techniques, IEE Proceedings -, 152(2):148--166, Mar 2005.
[16]
S. Hosseini-Khayat and A. D. Bovopoulos. A simple and efficient bus management scheme that supports continuous streams. ACM Trans. Comput. Syst., 13(2):122--140, May 1995.
[17]
IEC 61508: Functional Safety of Electrical/Electronic/Pro- grammable Electronic Safety Related Systems. International Electrotechnical Commission, 1999.
[18]
ISO 26262:2011, Road vehicles - Functional safety (2011). 2011.
[19]
B. Jacob, S. Ng, and D. Wang. Memory Systems: Cache, DRAM, Disk. Elsevier Science, 2010.
[20]
JEDEC, Arlington, Va, USA. JESD79-2F: DDR2 SDRAM Specification, Nov. 2009.
[21]
N. Muralimanohar and R. Balasubramonian. Interconnect design considerations for large nuca caches. SIGARCH Comput. Archit. News, 35(2):369--380, June 2007.
[22]
M. Neukirchner, P. Axer, T. Michaels, and R. Ernst. Monitoring of workload arrival functions for mixed-criticality systems. In Real-Time Systems Symposium (RTSS), 2013 IEEE 34th, pages 88--96, Dec 2013.
[23]
J. Nowotsch and M. Paulitsch. Quality of service capabilities for hard real-time applications on multi-core processors. In Proceedings of the 21st International Conference on Real-Time Networks and Systems, RTNS '13, pages 151--160, New York, NY, USA, 2013. ACM.
[24]
J. Nowotsch, M. Paulitsch, D. Bühler, H. Theiling, S. Wegener, and M. Schmidt. Multi-core interference-sensitive wcet analysis leveraging runtime resource capacity enforcement. Technical Report 2013-10, Informatik, 2013.
[25]
M. Paolieri, E. Quiñones, and F. J. Cazorla. Timing effects of ddr memory systems in hard real-time multicore architectures: Issues and solutions. ACM Trans. Embed. Comput. Syst., 12(1s):64:1--64:26, Mar. 2013.
[26]
J. Rexford, F. Bonomi, A. Greenberg, and A. Wong. Scalable architectures for integrated traffic shaping and link scheduling in high-speed atm switches. Selected Areas in Communications, IEEE Journal on, 15(5):938--950, Jun 1997.
[27]
K. Richter. Compositional scheduling analysis using standard event models: the SymTA/S approach. PhD thesis, 2005.
[28]
H. Shah, A. Raabe, and A. Knoll. Priority division: A high-speed shared-memory bus arbitration with bounded latency. In Design, Automation Test in Europe Conference Exhibition (DATE), 2011, pages 1--4, 2011.
[29]
D. Stiliadis and A. Varma. A general methodology for designing efficient traffic scheduling and shaping algorithms. In INFOCOM '97. Sixteenth Annual Joint Conference of the IEEE Computer and Communications Societies. Driving the Information Revolution., Proceedings IEEE, volume 1, pages 326--335 vol.1, Apr 1997.
[30]
D. Stiliadis and A. Varma. Latency-rate servers: a general model for analysis of traffic scheduling algorithms. IEEE/ACM Trans. Netw., 6(5):611--624, Oct. 1998.
[31]
L. Thiele, S. Chakraborty, and M. Naedele. Real-time calculus for scheduling hard real-time systems. In Circuits and Systems, 2000. Proceedings. ISCAS 2000 Geneva. The 2000 IEEE International Symposium on, volume 4, pages 101--104 vol.4, 2000.
[32]
K. Tindell, A. Burns, and A. Wellings. Analysis of hard real-time communications. Real-Time Systems, 9:147--171, 1994.
[33]
E. Wandeler, A. Maxiaguine, and L. Thiele. Quantitative characterization of event streams in analysis of hard real-time applications. Real-Time Syst., 29(2--3):205--225, Mar. 2005.
[34]
E. Wandeler and L. Thiele. Real-time interfaces for interface-based design of real-time systems with fixed priority scheduling. In Proceedings of the 5th ACM International Conference on Embedded Software, EMSOFT '05, pages 80--89, New York, NY, USA, 2005. ACM.
[35]
H. Yun, G. Yao, R. Pellizzoni, M. Caccamo, and L. Sha. Memory access control in multiprocessor for real-time systems with mixed criticality. In ECRTS, pages 299--308, 2012.
[36]
Q. Zhao, Z. Gu, and H. Zeng. Pt-amc: Integrating preemption thresholds into mixed-criticality scheduling. In Design, Automation Test in Europe Conference Exhibition (DATE), 2013, pages 141--146, March 2013.

Cited By

View all
  • (2021)MC-FLEX: Flexible Mixed-Criticality Real-Time Scheduling by Task-Level Mode SwitchIEEE Transactions on Computers10.1109/TC.2021.3111743(1-1)Online publication date: 2021
  • (2018)Scheduling and shaping of complex task activations for mixed-criticality systemsProceedings of the 23rd Asia and South Pacific Design Automation Conference10.5555/3201607.3201621(58-63)Online publication date: 22-Jan-2018
  • (2018)Scheduling and shaping of complex task activations for mixed-criticality systems2018 23rd Asia and South Pacific Design Automation Conference (ASP-DAC)10.1109/ASPDAC.2018.8297283(58-63)Online publication date: Jan-2018
  • Show More Cited By

Index Terms

  1. Workload-aware shaping of shared resource accesses in mixed-criticality systems

        Recommendations

        Comments

        Information & Contributors

        Information

        Published In

        cover image ACM Conferences
        CODES '14: Proceedings of the 2014 International Conference on Hardware/Software Codesign and System Synthesis
        October 2014
        331 pages
        ISBN:9781450330510
        DOI:10.1145/2656075
        Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than the author(s) must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected].

        Sponsors

        Publisher

        Association for Computing Machinery

        New York, NY, United States

        Publication History

        Published: 12 October 2014

        Permissions

        Request permissions for this article.

        Check for updates

        Author Tags

        1. mixed-criticality
        2. multicore
        3. shared resource

        Qualifiers

        • Research-article

        Funding Sources

        Conference

        ESWEEK'14
        ESWEEK'14: TENTH EMBEDDED SYSTEM WEEK
        October 12 - 17, 2014
        New Delhi, India

        Acceptance Rates

        Overall Acceptance Rate 280 of 864 submissions, 32%

        Contributors

        Other Metrics

        Bibliometrics & Citations

        Bibliometrics

        Article Metrics

        • Downloads (Last 12 months)5
        • Downloads (Last 6 weeks)0
        Reflects downloads up to 20 Feb 2025

        Other Metrics

        Citations

        Cited By

        View all
        • (2021)MC-FLEX: Flexible Mixed-Criticality Real-Time Scheduling by Task-Level Mode SwitchIEEE Transactions on Computers10.1109/TC.2021.3111743(1-1)Online publication date: 2021
        • (2018)Scheduling and shaping of complex task activations for mixed-criticality systemsProceedings of the 23rd Asia and South Pacific Design Automation Conference10.5555/3201607.3201621(58-63)Online publication date: 22-Jan-2018
        • (2018)Scheduling and shaping of complex task activations for mixed-criticality systems2018 23rd Asia and South Pacific Design Automation Conference (ASP-DAC)10.1109/ASPDAC.2018.8297283(58-63)Online publication date: Jan-2018
        • (2018)Semi-Slack Scheduling Arbitrary Activation Patterns in Mixed-Criticality SystemsIEEE Access10.1109/ACCESS.2018.28797176(68507-68524)Online publication date: 2018
        • (2017)Providing throughput guarantees in mixed-criticality networks-on-chip2017 30th IEEE International System-on-Chip Conference (SOCC)10.1109/SOCC.2017.8226064(292-297)Online publication date: Sep-2017
        • (2017)Efficient Latency Guarantees for Mixed-Criticality Networks-on-Chip2017 IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS)10.1109/RTAS.2017.31(113-122)Online publication date: Apr-2017
        • (2017)Selective congestion control for mixed-critical networks-on-chipIntegration, the VLSI Journal10.1016/j.vlsi.2017.12.003Online publication date: Dec-2017
        • (2016)Adaptive Workload Management in Mixed-Criticality SystemsACM Transactions on Embedded Computing Systems10.1145/295005816:1(1-27)Online publication date: 13-Oct-2016
        • (2015)Adaptive runtime shaping for mixed-criticality systemsProceedings of the 12th International Conference on Embedded Software10.5555/2830865.2830867(11-20)Online publication date: 4-Oct-2015
        • (2015)Adaptive runtime shaping for mixed-criticality systems2015 International Conference on Embedded Software (EMSOFT)10.1109/EMSOFT.2015.7318255(11-20)Online publication date: Oct-2015

        View Options

        Login options

        View options

        PDF

        View or Download as a PDF file.

        PDF

        eReader

        View online with eReader.

        eReader

        Figures

        Tables

        Media

        Share

        Share

        Share this Publication link

        Share on social media