skip to main content
10.1145/266021.266065acmconferencesArticle/Chapter ViewAbstractPublication PagesdacConference Proceedingsconference-collections
Article
Free Access

Remembrance of things past: locality and memory in BDDs

Authors Info & Claims
Published:13 June 1997Publication History

ABSTRACT

Binary Decision Diagrams (BDDs) are efficient at manipulating large sets in a compact manner. BDDs, however, are inefficient at utilizing the memory hierarchy ofthe computer. Recent work addresses this problem by manipulating the BDDsin breath-first manner (BFS). BFS processing is quite successful at reducing the number of page faults when the BDDs do not fit in the available physical memory. When pagingdoes not take place, it is much less clear which paradigmleads to the better performance. In this paper, we perform adetailed analysis of BFS and DFS packages using simulationand direct performance monitoring ofthe memory hierarchy.We show that there is very little difference in TLB and cachemiss rates for DFS and BFS paradigms. We also show thatdifferences in execution time between carefully tuned BFSand DFS implementations are primarily a function of thelossless computed table used in BFS implementations, andnot a function of memory locality. Furthermore, we presentimplementation changes to the the Cudd package that canimprove execution times by asmuch as 26% when the problem fits in main memory, and a factor of six when paging is involved.

References

  1. 1.A. Agarwal, J. Hennessy, and M. Horowitz. Cache performance of operating system and multiprocessing workloads. A CM Transactions on Computer Systems, 6(4):393-431, November 1988. Google ScholarGoogle ScholarDigital LibraryDigital Library
  2. 2.P. Ashar and M. Cheong. Efficient breadth-first manipulation of binary decision diagrams. In Proceedings of the International Conference on Computer-Aided Design, pages 622-627, San Jose, CA, November 1994. Google ScholarGoogle ScholarDigital LibraryDigital Library
  3. 3.R. K. Brayton et al. VIS: A system for verification and synthesis. Technical Report UCB/ERL M95/104, Electronics Research Lab, Univ. of California, December 1995.Google ScholarGoogle Scholar
  4. 4.R. E. Bryant. Graph-based algorithms for boolean function manipulation. IEEE Transactions on Computers, C-35(8):677-691, August 1986. Google ScholarGoogle ScholarDigital LibraryDigital Library
  5. 5.M. Fujita, Y. Matsunaga, and T. Kakuda. On variable ordering of binary decision diagrams for the application of multi-level logic synthesis. In Proceedings of the European Conference on Design Automation, pages 50-54, Amsterdam, February 1991. Google ScholarGoogle ScholarDigital LibraryDigital Library
  6. 6.J. H. Hennessy and D. A. Patterson. Computer Architecture: A Quantitative Approach. Morgan Kaufmann, San Francisco, CA, second edition, 1996. Google ScholarGoogle ScholarDigital LibraryDigital Library
  7. 7.D. E. Long. Robdd package, 1993.Google ScholarGoogle Scholar
  8. 8.H. Ochi, K. Yasuoka, and S. Yajima. Breadth-first manipulation of very large binary-decision diagrams. In Proceedings of the International Conference on Computer-Aided Design, pages 48- 55, Santa Clara, CA, November 1993. Google ScholarGoogle ScholarDigital LibraryDigital Library
  9. 9.R. Rudell. Dynamic variable ordering for ordered binary decision diagrams. In Proceedings of the International Conference on Computer-Aided Design, pages 42-47, Santa Clara, CA, November 1993. Google ScholarGoogle ScholarDigital LibraryDigital Library
  10. 10.J. V. Sanghavi, R. K. Ranjan, R. K. Brayton, and A. Sangiovanni-Vincentelli. High performance BDD package based on exploiting memory hierarchy. In Proceedings of the Design Automation Conference, Las Vegas, NV, June 1996. To appear. Google ScholarGoogle ScholarDigital LibraryDigital Library
  11. 11.A. J. Smith. Cache memories. A CM Computing Surveys, 14(3):473-530, September 1982. Google ScholarGoogle ScholarDigital LibraryDigital Library
  12. 12.F. Somenzi. CUDD: CU Decision Diagram Package. ftp://vlsi.colorado.e du / pub/.Google ScholarGoogle Scholar
  13. 13.A. Srivastava and A. Eustace. ATOM: A system for building customized program analysis tools. In Proceedings of the A CM SIGPLAN '9~ Conference on Programming Language Design and Implementation. ACM, 1994. Google ScholarGoogle ScholarDigital LibraryDigital Library

Index Terms

  1. Remembrance of things past: locality and memory in BDDs

                Recommendations

                Comments

                Login options

                Check if you have access through your login credentials or your institution to get full access on this article.

                Sign in
                • Published in

                  cover image ACM Conferences
                  DAC '97: Proceedings of the 34th annual Design Automation Conference
                  June 1997
                  788 pages
                  ISBN:0897919203
                  DOI:10.1145/266021

                  Copyright © 1997 ACM

                  Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

                  Publisher

                  Association for Computing Machinery

                  New York, NY, United States

                  Publication History

                  • Published: 13 June 1997

                  Permissions

                  Request permissions about this article.

                  Request Permissions

                  Check for updates

                  Qualifiers

                  • Article

                  Acceptance Rates

                  DAC '97 Paper Acceptance Rate139of400submissions,35%Overall Acceptance Rate1,770of5,499submissions,32%

                  Upcoming Conference

                  DAC '24
                  61st ACM/IEEE Design Automation Conference
                  June 23 - 27, 2024
                  San Francisco , CA , USA

                PDF Format

                View or Download as a PDF file.

                PDF

                eReader

                View online with eReader.

                eReader