tutorial

A novel State Assignment method for Extended Burst-Mode FSM design using Genetic Algorithm

Authors:

Tiago Curtinhas,

Duarte L. Oliveira,

Lester A. Faria,

Osamu SaotomeAuthors Info & Claims

SBCCI '14: Proceedings of the 27th Symposium on Integrated Circuits and Systems Design

Article No.: 39, Pages 1 - 7

https://doi.org/10.1145/2660540.2661007

Published: 01 September 2014 Publication History

Abstract

With the evolution of microelectronics, more and more high-complexity digital systems are been designed. Once the global clock signal is a main concern for synchronous systems design, asynchronous circuits seem to be an interesting alternative, once they don't present clock skew and clock distribution problems. However, the lack of tools for automatic synthesis is a major drawback. This paper proposes a new algorithm for state assignment of Extended Burst-Mode Asynchronous Finite State Machines (XBM_AFSM), which are widely used in the design of Controllers of asynchronous digital systems. The proposal is based on genetic algorithm and introduces a novel style of state assignment. It improves the results and overcomes the previous methods found in literature once it addresses the "state minimization", the "free of critical race coding" and "coverage" as a single problem. Furthermore, it is able to detect the conflicts in XBM specification and insert the minimum number of state variables in the XBM specification to eliminate those conflicts. A dedicated computational tool called SAGAAs implements the algorithm and was tested to a set of 36 benchmarks. When compared to 3D tool, our method achieved an average reduction of 13.33%, 35.65%, 32.15% and 39.12% in the number of state variables, number of products, number of literals and the number of switching, respectively. When compared to Minimalist tool, SAGAAs provided an average reduction of 52% in the number of inserted state variables, 11% in the number of literals, and a penalty of 8% in the number of products. Results show that the method and the dedicated computational tool SAGAAs achieved good and reliable results, showing a high potential of practical implementation in actual circuits design.

References

[1]

Friedman, E. G., 2001, Clock Distribution Networks in Synchronous Digital Integrated Circuits, Proc. of. The IEEE, vo. 89, pp. 665--692.

[2]

Jain, A., et al., 2001, A 1.2 GHz alpha microprocessor with 44.8 GB/s chip pin bandwidth, in IEEE Int. Solid-State Circuits Conf. Tech. Dig., (February 2001), pp. 240--241.

[3]

Calhoun, B. H., et al., 2008, Digital Circuit Design Challenges and Opportunities in the Era of Nanoscale CMOS," Proceedings of the IEEE, Volume 96, Issue 2, (February 2008).

[4]

Myers, C. J., 2004, Asynchronous Circuit Design, Wiley & Sons, Inc., 2a edition.

[5]

Chelcea, T., et al., 2002, A Burst-Mode Oriented Back-end for the Balsa Synthesis System, Proc. Design, Automation and Test in Europe (DATE), (March 2002), pp.330--337.

Digital Library

[6]

Sparsø, J., 2009, Current Trend in High-Level Synthesis of Asynchronous Circuits, Proc.16th IEEE Int. Conf. on Electronics, Circuits and Systems, pp.347--350.

[7]

Yang, J., et al., 2010, HDLs Modeling Technique for Burst-Mode and Extended Burst-Mode Asynchronous Circuits, IEICE Trans. on Fundamentals of Electronics, Communications and Computer Sciences, vol. 2010, N. 12, pp. 2590--2599.

[8]

Cortadella, J., et al., 2006, Desynchronization: Synthesis of Asynchronous Circuits from Synchronous Specifications, IEEE Trans. on CAD of Intr. Cir. and Sys. vol. 25, Nro. 10, (October 2006), pp.1904--1921.

Digital Library

[9]

Chu, T. -A., 1987, Synthesis of Self-Timed VLSI Circuits from Graph-Theory Specifications, Ph.D. thesis, June, 1987, Dept. of EECS, MIT.

[10]

Coates, B., Davis, A. and Stevens, K., 1993, The post office experience: Designing a large asynchronous chip, Integration, VLSI J., vol. 15, no. 3, Oct. 1993, pp. 341--366.

Digital Library

[11]

Nowick, S. M., 1993, Automatic synthesis of burst-mode asynchronous controllers Ph.D. dissertation, Stanford Univ., Dept. Comput. Sci., Stanford, CA.

Digital Library

[12]

Yun, K. Y. and Dill, D. L., 1999, Automatic Synthesis of Extended Burst-Mode Circuits: Part I (Specification and Hazard-.Free Implementation) and Part II (Automatic Synthesis), IEEE Trans. on CAD of Integrated Circuit and Systems, Vol. 18:2, (Feb. 1999), pp. 101--132.

Digital Library

[13]

Nowick, S. M., et. al, 1993, The Design of a High Performance Cache Controller: A Case Study in Asynchronous Synthesis Integration, the VLSI Journal, Vol. 15, no 3, October 1993, pp. 241--262.

Digital Library

[14]

Yun, K. Y., et al., 1998, The design and verification of a high-performance low-control-overhead asynchronous differential equation solver, IEEE Transactions on VLSI Systems, vol. 6, no 4, (Dec.1998), pp.643--655.

Digital Library

[15]

Stevens, K. S., et al., 2001, An asynchronous instruction length decoder, IEEE Journal of Solid-State Circuits, vol. 36, nro. 2, (February, 2001), pp. 217--228.

[16]

Muttersbach, J., 2001, Globally-Asynchronous Locally-Synchronous Architectures for VLSI Systems, Ph.D. Thesis, ETH, Zurich.

[17]

Pontes, J., et al., 2007, SCAFFI: an Intrachip FPGA asynchronous interface based on hard macros, 25th Int. Conf. on Computer Design, 2007, pp.541--546.

[18]

Cortadella, J., et al., 1997, A region-based theory for state assignment in speed-independent, IEEE Trans. on CAD, 16(8), (August, 1997), pp. 793--812.

Digital Library

[19]

Sokolov, D., Bystrov A. and Yakovlev, A., 2007, Direct mapping of low-latency asynchronous controllers from STGs, IEEE Trans. CAD of Integration Circuits and Systems, vol. 26, no. 6, (June 2007).

Digital Library

[20]

Carmona, J. and Cortadella, J., 2008, Encoding Large Asynchronous Controllers with ILP Techniques, IEEE Trans. on CAD of Integrations Circuits and Systems, vol. 27, nro. 1, (January 2008), pp. 20--33.

Digital Library

[21]

Petrick, S. R., 1956, A direct determination of the irredundant forms of a Boolean function from the set of prime implicants, AFCRC-TR-56-110 Air Force Cambridge Research Center, (Apr. 1956).

[22]

Tracey, J. H., 1966, Internal state assignments for asynchronous sequential machines, IEEE Trans. Electron. Comput., vol. EC-15,. (Aug. 1966), pp. 551--560.

[23]

S. H. Unger, 1969, Asynchronous Sequential Switching Circuits. New York: Wiley-Interscience.

[24]

Miller, J. F., editor, 2011, Cartesian Genetic Programming, Springer, (March 20110.

[25]

Fuhrer, R. M., 1999, Sequential Optimization of Asynchronous and Synchronous Finite-State Machines: Algorithms and Tools," Ph.D. Thesis, Columbia University.

Digital Library

[26]

Fuhrer, R. M., et al., 1999, Minimalist: An environment for the Synthesis, verification and testability of burst-mode machines, Technical Report, Columbia University, TR-CUCS-020-99.

Cited By

Delsoto HOliveira DBatista GSilva DRomano L(2019)A Tools Flow for Synthesis of Asynchronous Control Circuits from Extended STG Specifications2019 IEEE 10th Latin American Symposium on Circuits & Systems (LASCAS)10.1109/LASCAS.2019.8667591(225-228)Online publication date: Feb-2019
https://doi.org/10.1109/LASCAS.2019.8667591
Curtinhas TOliveira DSaotome O(2018)Design of extended burst-mode asynchronous controllers using synchronous CAD tools2018 2nd Conference on PhD Research in Microelectronics and Electronics Latin America (PRIME-LA)10.1109/PRIME-LA.2018.8370386(1-4)Online publication date: Feb-2018
https://doi.org/10.1109/PRIME-LA.2018.8370386
Oliveira DCurtinhas TSantana LFaria L(2018)A novel state assignment method for XBM AFSMs without the essential hazard assumption2018 IEEE 9th Latin American Symposium on Circuits & Systems (LASCAS)10.1109/LASCAS.2018.8399918(1-4)Online publication date: Feb-2018
https://doi.org/10.1109/LASCAS.2018.8399918
Show More Cited By

Index Terms

A novel State Assignment method for Extended Burst-Mode FSM design using Genetic Algorithm
1. Hardware
  1. Electronic design automation
    1. High-level and register-transfer level synthesis
  2. Integrated circuits
    1. Logic circuits

Recommendations

Synthesis of Extended Burst-Mode Asynchronous Controllers by the Use of Optimized Direct Mapping
ANDESCON '12: Proceedings of the 2012 Andean Region International Conference

This paper proposes a new approach for the synthesis, by the use of direct mapping process, of extended burst-mode asynchronous finite state machines (XBM_AFSM). The great advantage of the synthesis by direct mapping is the achieved simplicity in ...
A State Assignment Approach to Asynchronous CMOS Circuit Design

Present a new algorithm for state assignment in asynchronous circuits so that for each circuit state transition, only one (secondary) state variable switches. No intermediate unstable states are used. The resultant circuits operate at optimum speed in ...
Design of Asynchronous Digital Systems using Two-Phase Bundled-Data Protocol
ANDESCON '12: Proceedings of the 2012 Andean Region International Conference

Synchronous digital systems have presented serious problems of implementation in DSM (deep sub-micron) VLSI technology, like high noise, high electromagnetic emissions, significant power consuming and a high complexity to define the clock signal ...

Comments

Information & Contributors

Information

Published In

cover image ACM Conferences

SBCCI '14: Proceedings of the 27th Symposium on Integrated Circuits and Systems Design

September 2014

286 pages

ISBN:9781450331562

DOI:10.1145/2660540

Conference Chairs:
Edward David,
Moreno Ordonez,
Program Chairs:
Rodolfo Jardim de Azevedo,
Peter Kinget

Copyright © 2014 ACM.

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Sponsors

IEEE ICAS
SBC: Brazilian Computer Society
IEEE Circuits and Systems Society
SIGDA: ACM Special Interest Group on Design Automation
SBMICRO: Brazilian Microelectronics Society

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 01 September 2014

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Author Tags

Qualifiers

Tutorial
Research
Refereed limited

Conference

SBCCI '14

Sponsor:

SBC
SIGDA
SBMICRO

SBCCI '14: 27th Symposium on Integrated Circuits and Systems Design

September 1 - 5, 2014

Aracaju, Brazil

Acceptance Rates

SBCCI '14 Paper Acceptance Rate 40 of 130 submissions, 31%;

Overall Acceptance Rate 133 of 347 submissions, 38%

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

6
Total Citations
View Citations
42
Total Downloads

Downloads (Last 12 months)0
Downloads (Last 6 weeks)0

Reflects downloads up to 05 Mar 2025

Other Metrics

View Author Metrics

Citations

Cited By

Delsoto HOliveira DBatista GSilva DRomano L(2019)A Tools Flow for Synthesis of Asynchronous Control Circuits from Extended STG Specifications2019 IEEE 10th Latin American Symposium on Circuits & Systems (LASCAS)10.1109/LASCAS.2019.8667591(225-228)Online publication date: Feb-2019
https://doi.org/10.1109/LASCAS.2019.8667591
Curtinhas TOliveira DSaotome O(2018)Design of extended burst-mode asynchronous controllers using synchronous CAD tools2018 2nd Conference on PhD Research in Microelectronics and Electronics Latin America (PRIME-LA)10.1109/PRIME-LA.2018.8370386(1-4)Online publication date: Feb-2018
https://doi.org/10.1109/PRIME-LA.2018.8370386
Oliveira DCurtinhas TSantana LFaria L(2018)A novel state assignment method for XBM AFSMs without the essential hazard assumption2018 IEEE 9th Latin American Symposium on Circuits & Systems (LASCAS)10.1109/LASCAS.2018.8399918(1-4)Online publication date: Feb-2018
https://doi.org/10.1109/LASCAS.2018.8399918
Tuyama De Faria Barbosa FDe Oliveira DCurtinhas Tde Abreu Faria LDe Souza Luciano J(2017)Implementation of Locally-Clocked XBM State Machines on FPGAs Using Synchronous CAD ToolsIEEE Transactions on Circuits and Systems I: Regular Papers10.1109/TCSI.2017.264910264:5(1064-1074)Online publication date: May-2017
https://doi.org/10.1109/TCSI.2017.2649102
Curtinhas TCavalcante TOliveira DFaria LSaotome Ode Lima RCunha APlett Cde Oliveira W(2015)Minimization and Encoding of High Performance Asynchronous State Machines Based on Genetic AlgorithmProceedings of the 28th Symposium on Integrated Circuits and Systems Design10.1145/2800986.2801018(1-6)Online publication date: 31-Aug-2015
https://dl.acm.org/doi/10.1145/2800986.2801018
Weijian Lin Wang LXia Y(2015)FSM dual logic synthesis targeting area optimization2015 IEEE 16th International Conference on Communication Technology (ICCT)10.1109/ICCT.2015.7399955(821-826)Online publication date: Oct-2015
https://doi.org/10.1109/ICCT.2015.7399955

View Options

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Full Access

Get this Publication

View options

PDF

View or Download as a PDF file.

eReader

View online with eReader.

Figures

Tables

Media

View Table of Conten