skip to main content
10.1145/2674095.2674097acmotherconferencesArticle/Chapter ViewAbstractPublication PagesfpgaworldConference Proceedingsconference-collections
tutorial

Optimizing Memory Power in Hybrid ARM-FPGA Chips With Lossless Data Compression

Published: 09 September 2014 Publication History

Abstract

In current electronic systems the amount of power needed by the memory components can represent a large percentage of overall power requirements, and while modern DRAM memories offer very low idle power states, the reduction in active power is much more modest. Motivated by these observations, this paper presents a system architecture in which a hardware lossless data compressor/decompressor is connected to the application processor present in the same chip. The compressor increases the amount of time that the DRAM memories can remain in low power state by reducing the number of memory accesses and hence reducing the DRAM memory power consumption. The data compressor is instantiated in the programmable logic side of a ZYNQ device and is controlled by the ARM processors present in this chip moving data between the on-chip local memory and the off-chip DDR memory through the AXI interconnect. Memory active time and power are monitored in the board while different tests are run under the Linux operating system. The presence of the compressor enables the memory to move to a low power mode more frequently and it achieves an overall system power reduction of 12.4%. This figure includes the power overhead introduced by the presence of the compressor itself and it is limited by the efficiency of the low power modes of the considered DDR3 devices and data compressibility.

References

[1]
M. Ekman and P. Stenstrom, "A Robust Main-Memory Compression Scheme," Proc. of 32nd International Symposium on Computer Architecture, pp.74--85, June 2005.
[2]
Ahmed A. Aqrawi and Anne C. Elster, "Bandwidth Reduction Through Multithreaded Compression of Seismic Images," IEEE International Symposium on Parallel and Distrubuted Processing, pp.1730--1739, May 2001.
[3]
M. Kato and C-T. Lo, "Power Consumption Reduction in Java-enabled, Battery-powered Handheld Devices through Memory Compression," IEEE Inernational Symposium on Consumer Electronics, pp.1--6, June 2007.
[4]
V. Beltran, Jordi Torres and E.Ayguade, "Improving Web Server Performance Through Main Memory Compression," 14th IEEE International Conference on Parallel and Distrubuted System, pp. 303--310, Dec 2008.
[5]
http://www.xilinx.com/support/documentation/user_guides/ug585-Zynq-7000-TRM.pdf, "Zynq-7000 All Programmable SoC Technical Reference Manual," UG585 (v1.7), February 2014.
[6]
http://www.xilinx.com/support/documentation/boards_and_kits/zc702_zvik/ug850-zc702-eval-bd.pdf, "ZC702 Evaluation Board for the Zynq-7000 XC7Z020 All Programmable SoC User Guide," UG850 (v1.3), June 2014.
[7]
http://opencores.org/project.xmatchpro, XmatchPro Lossless Data Compressor project maintained by J.L.Nunez-Yanez.
[8]
C.Lefurgy, P.Bird, I.Cheng and T.Mudge, "Code Density Using Compression Techniques," Proc. Of the 30th Annual International Symposium on MicroArchitecture, pp.194--203, December, 1997.
[9]
H. Lekatsas, J.Henkel, and W.Wolf, "Code Compression for Low Power Embedded System Design," in Proc, Design Automation Conference, 2000, pp. 294--299.
[10]
L.Benini, A.Macci, A.Nannarelli, "Cache-Code Compression for Energy Minimization in Embedded Processors," ISLPED-01, pp.322--327, 2001.
[11]
Y.Yoshida, B.Y.Song, H.Okuhata, T.Onoye, I.Shirakawa, "An Object Code Compression Approach to Embedded Processors," ISLPED-97, pp.265--268, Augst, 1997.
[12]
L.Benini, A.Macii, E.Macii, M.Poncino, "Selective Instruction Compression for Memory Energy Reduction in Embedded Systems," IEEE/ACM Proc. of International Symposium on Low Power Electronics and Design, pp. 206--211, 1999.
[13]
R.B.Tremaine et al. "IBM Memory Expansion Technology," IBM Journal of Research and Development, vol.45, no.2, 2001.
[14]
G.Pekhimenko, V.Seshadri, Y.Kim, H.Xin, O.Mutlu, M.A.Kozuch, P.B.Gibbons and T.C.Mowry, "Linearly Compressed Pages: A Low-Complexity, Low-Latency Main Memory Compression Framework," proc. of MICRO, 2013.
[15]
J.Ziv and A.Lempel, "A Universal Algorithm for Sequential Data Compression," IEEE Transactions on Information Teory, Vol.23, No.3, pp.337--343, 1997.
[16]
L. Benini et al. "Hardware-assissted Data Compression for Energy Minimization in Systems with Embedded Processors," in Proc. Design, Automation&Test in Europ, 2002.
[17]
A.Shafiee, M,Taassori, R.Balasubramonian and A.Davis, "MemZip: Exploring Unconventional Benefits from Memory Compression," in proc of 20th International Symposium on High Performance Computer Architecture, Feburary 2014.
[18]
T.Cortes, Y.Becerra, and R.Cervera, "Swap Compression: Resurrecting Old Idears," in Software-Practice and Experience Journal, no.30, pp.567--587, June 2000.
[19]
F.Douglis, "The Compression Cache: Using online Compression to Extend Physical Memory," in Proc. USENIX Conf., 1993.
[20]
J.L.Nunez-Yanez, S.Jones, "Gbit/s Lossless Data Compression Hardware," IEEE transactions on Very Large Scale Integration (VLSI) Systems, 2003, vol.11, issue.3, pp.93--98.
[21]
"Low Power Double Data Rate 2 (LPDDR2)," JEDEC Solid State Techonology Associateion, 2010, retrieved 2010-12-30.

Cited By

View all
  • (2021)Power-Aware Computing Systems on FPGAs: A Survey2021 31st International Conference on Field-Programmable Logic and Applications (FPL)10.1109/FPL53798.2021.00016(45-51)Online publication date: Aug-2021
  • (2018)An Architecture of FPGA-Based Controller on Automatic Control System for Test and Launch in Launch SiteProceedings of the 2nd International Conference on Computer Science and Application Engineering10.1145/3207677.3278019(1-6)Online publication date: 22-Oct-2018

Index Terms

  1. Optimizing Memory Power in Hybrid ARM-FPGA Chips With Lossless Data Compression

    Recommendations

    Comments

    Information & Contributors

    Information

    Published In

    cover image ACM Other conferences
    FPGAWorld '14: Proceedings of the FPGA World Conference 2014
    September 2014
    43 pages
    Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

    Sponsors

    • FPGAworld Academic Conference

    In-Cooperation

    Publisher

    Association for Computing Machinery

    New York, NY, United States

    Publication History

    Published: 09 September 2014

    Permissions

    Request permissions for this article.

    Check for updates

    Author Tags

    1. Energy Efficient
    2. Hybrid-FPGA
    3. Low Power

    Qualifiers

    • Tutorial
    • Research
    • Refereed limited

    Conference

    FPGAWorld '14
    Sponsor:
    FPGAWorld '14: FPGA World Conference 2014
    September 9 - 11, 2014
    Stockholm and Copenhagen, Sweden

    Acceptance Rates

    Overall Acceptance Rate 4 of 6 submissions, 67%

    Contributors

    Other Metrics

    Bibliometrics & Citations

    Bibliometrics

    Article Metrics

    • Downloads (Last 12 months)6
    • Downloads (Last 6 weeks)2
    Reflects downloads up to 16 Feb 2025

    Other Metrics

    Citations

    Cited By

    View all
    • (2021)Power-Aware Computing Systems on FPGAs: A Survey2021 31st International Conference on Field-Programmable Logic and Applications (FPL)10.1109/FPL53798.2021.00016(45-51)Online publication date: Aug-2021
    • (2018)An Architecture of FPGA-Based Controller on Automatic Control System for Test and Launch in Launch SiteProceedings of the 2nd International Conference on Computer Science and Application Engineering10.1145/3207677.3278019(1-6)Online publication date: 22-Oct-2018

    View Options

    Login options

    View options

    PDF

    View or Download as a PDF file.

    PDF

    eReader

    View online with eReader.

    eReader

    Figures

    Tables

    Media

    Share

    Share

    Share this Publication link

    Share on social media