Cited By
View all- Winterstein FWinterstein F(2017)BackgroundSeparation Logic for High-level Synthesis10.1007/978-3-319-53222-6_3(35-55)Online publication date: 28-Feb-2017
- Winterstein FFleming KYang HWickerson JConstantinides G(2015)Custom-sized caches in application-specific memory hierarchies2015 International Conference on Field Programmable Technology (FPT)10.1109/FPT.2015.7393141(144-151)Online publication date: Dec-2015
- Vasiljevic JWittig RSchumacher PFifield JVallina FStyles HChow P(2015)OpenCL library of stream memory components targeting FPGAs2015 International Conference on Field Programmable Technology (FPT)10.1109/FPT.2015.7393134(104-111)Online publication date: Dec-2015
- Show More Cited By