skip to main content
10.1145/2684746.2689115acmconferencesArticle/Chapter ViewAbstractPublication PagesfpgaConference Proceedingsconference-collections
poster

A Parallel And Scalable Multi-FPGA based Architecture for High Performance Applications (Abstract Only)

Published: 22 February 2015 Publication History

Abstract

Several industrial applications are becoming highly sophisticated and distributed as they capture and process real-time data from several sources at the same time. Furthermore, availability of acquisition channels such as I/O interfaces per FPGA, also dictates how applications are partitioned over several devices. Thus computationally intensive, resource consuming functions are implemented on multiple hardware accelerators, making low-latency communication to be a crucial factor. In such applications, communication between multiple devices means using high-speed point-to-point protocols with little flexibility in terms of communication scalability. The problem with the current systems is that, they are usually built to meet the needs of a specific application, i.e., lacks flexibility to change the communication topology or upgrade hardware resources. This leads to obsolescence, hardware redesign cost, and also wastes computing power. Taking this into consideration, we propose a scalable, modular and customizable computing platform, with a parallel full-duplex communication network, that redefines the computation and communication paradigm in such applications. We have implemented a scalable distributed secure H.264 encoding application with 3 channels over 3 customizable FPGA modules. In a distributed architecture, the inter-FPGA communication time is almost completely overshadowed by the overall execution time for bigger data-sets, and is comparable to the overall execution time of a non-distributed architecture, for the same implementation scaled down to 1 channel for 1 FPGA. This makes our architecture highly scalable and suitable for high-performance streaming applications. With 3 detachable FPGA modules, each sending and receive data simultaneously at 3 GB/s each, we measured the total net unidirectional traffic at any given time in the system is 9 GB/s, making the total net bidirectional bandwidth for 6 modules to be 36 GB/s.

References

[1]
Arinc429, can bus, mil-std-1553. http://nolam.com/products.php?gamme=18. Online: NOLAM.
[2]
Enterpointuk merrick series. http://enterpoint.co.uk/products/ spartan-6-development-boards/merrick-6/. Online: EnterPointUK.
[3]
Fpga mezzanine card. http://www.vita.com/fmc.html. Online: VITA57.
[4]
Future of components is ip. http://www.sitaltech.com/pdf/Sital\_Presentation\_MilAero.pdf. Online: SITAL.
[5]
Hitechglobal quad-virtex7-v2000. http://www.hitechglobal.com/Boards/Quad-Virtex7-V2000.htm. Online: HiTechGlobal.
[6]
Opal kelly xem6010. http://www.opalkelly.com/products/xem6010/. Online: Opal Kelly.
[7]
Pci express. http://www.pcisig.com/home. Online: PCIe.
[8]
Pico computing hpc solutions. http://picocomputing.com/products/hpc-systems/. Online: Pico Computing.
[9]
Polaris stackable multi-fpga solutions. http://www.polaris-ds.com/products/boards/logic-board/. Online: Polaris.
[10]
Profpga board-to-board solutions. http://www.prodesign-europe.com/proFPGA\_Products\_duoV7system\_overview.html. Online: ProFPGA.
[11]
Rapidio. http://www.rapidio.org/. Online: Serial RAPID I/O.
[12]
Rapidio. http://opencores.org. Online: AES-128 and RTEA-128.
[13]
Teraasic fpga prototyping system. http://www.terasic.com.tw/ Online: TeraASIC.
[14]
Xillybus ip cores and design services. http://www.xillybus.com/download. Online: XILLYBUS.
[15]
G. Afonso, R. Atitallah, N. Belanger, M. Rubio, and J. Dekeyser. An efficient design methodology for hybrid avionic test systems. In Emerging Technologies and Factory Automation (ETFA), 2010 IEEE Conference on, pages 1--4, Sept 2010.
[16]
L. Benini and D. Bertozzi. Network-on-chip architectures and design methods. Computers and Digital Techniques, IEE Proceedings -, 152(2):261--272, Mar 2005.
[17]
Y. Cao, Y. Zhu, X. Wang, J. Jiang, and M. Qiu. An fpga based pci-e root complex architecture for standalone sopcs. In Field-Programmable Custom Computing Machines (FCCM), 2013 IEEE 21st Annual International Symposium on, pages 149--152, April 2013.
[18]
L. A. Cardona, J. Agrawal, Y. Guo, J. Oliver, and C. Ferrer. Performance-area improvement by partial reconfiguration for an aerospace remote sensing application. In Reconfigurable Computing and FPGAs (ReConFig), 2011 International Conference on, pages 497--500, Nov 2011.
[19]
P. Godbole, A. Batth, and N. Ramaswamy. High speed multi-lane lvds inter-fpga communication link. In Computational Intelligence and Computing Research (ICCIC), 2010 IEEE International Conference on, pages 1--4, Dec 2010.
[20]
C. Insaurralde. Grain-oriented computer architectures for dynamically-reconfigurable avionics systems. In Digital Avionics Systems Conference (DASC), 2013 IEEE/AIAA 32nd, pages 7D3--1--7D3--13, Oct 2013.
[21]
W. Ivancic. Modular, cost-effective, extensible avionics architecture for secure, mobile communications. In Aerospace Conference, 2006 IEEE, pages 9 pp.-, 2006.
[22]
T. Mak, P. Sedcole, P. Y. K. Cheung, and W. Luk. On-fpga communication architectures and design factors. In Field Programmable Logic and Applications, 2006. FPL '06. International Conference on, pages 1{8, Aug 2006.
[23]
B. Osterloh, H. Michalik, S. Habinc, and B. Fiethe. Dynamic partial reconfiguration in space applications. In Adaptive Hardware and Systems, 2009. AHS 2009. NASA/ESA Conference on, pages 336--343, July 2009.
[24]
I. Sourdis, A. Nandy, V. Viswanathan, A. Brandon, D. Theodoropoulos, and G. Gaydadjiev. Reconfigurable acceleration and dynamic partial self-reconfiguration in general purpose computing. In Field-Programmable Technology (FPT), 2011 International Conference on, pages 1{8, Dec 2011.
[25]
L. Sterpone, F. Margaglia, M. Koester, J. Hagemeyer, and M. Porrmann. Analysis of seu effects in partially reconfigurable sopcs. In Adaptive Hardware and Systems (AHS), 2011 NASA/ESA Conference on, pages 129--136, June 2011.
[26]
V. Viswanathan, R. Ben Atitallah, J.-L. Dekeyser, B. Nakache, and M. Nakache. Dynamic reconfiguration of modular i/o ip cores for avionic applications. In Reconfigurable Computing and FPGAs (ReConFig), 2012 International Conference on, pages 1--6, Dec 2012.
[27]
W. H. Zheng, N. Marzwell, and S. Chau. In-system partial run-time reconfiguration for fault recovery applications on spacecrafts. In Systems, Man and Cybernetics, 2005 IEEE International Conference on, volume 4, pages 3952{3957 Vol. 4, Oct 2005.

Cited By

View all
  • (2020)UNILOGICACM Transactions on Reconfigurable Technology and Systems10.1145/340911513:4(1-32)Online publication date: 9-Sep-2020
  • (2015)Massively Parallel Dynamically Reconfigurable Multi-FPGA Computing SystemProceedings of the 2015 IEEE 23rd Annual International Symposium on Field-Programmable Custom Computing Machines10.1109/FCCM.2015.13Online publication date: 2-May-2015

Index Terms

  1. A Parallel And Scalable Multi-FPGA based Architecture for High Performance Applications (Abstract Only)

    Recommendations

    Comments

    Information & Contributors

    Information

    Published In

    cover image ACM Conferences
    FPGA '15: Proceedings of the 2015 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays
    February 2015
    292 pages
    ISBN:9781450333153
    DOI:10.1145/2684746
    Permission to make digital or hard copies of part or all of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for third-party components of this work must be honored. For all other uses, contact the Owner/Author.

    Sponsors

    Publisher

    Association for Computing Machinery

    New York, NY, United States

    Publication History

    Published: 22 February 2015

    Check for updates

    Author Tags

    1. distributed intensive signal processing
    2. parallel reconfigurable architecture
    3. scalable system

    Qualifiers

    • Poster

    Conference

    FPGA '15
    Sponsor:

    Acceptance Rates

    FPGA '15 Paper Acceptance Rate 20 of 102 submissions, 20%;
    Overall Acceptance Rate 125 of 627 submissions, 20%

    Upcoming Conference

    FPGA '25

    Contributors

    Other Metrics

    Bibliometrics & Citations

    Bibliometrics

    Article Metrics

    • Downloads (Last 12 months)0
    • Downloads (Last 6 weeks)0
    Reflects downloads up to 15 Feb 2025

    Other Metrics

    Citations

    Cited By

    View all
    • (2020)UNILOGICACM Transactions on Reconfigurable Technology and Systems10.1145/340911513:4(1-32)Online publication date: 9-Sep-2020
    • (2015)Massively Parallel Dynamically Reconfigurable Multi-FPGA Computing SystemProceedings of the 2015 IEEE 23rd Annual International Symposium on Field-Programmable Custom Computing Machines10.1109/FCCM.2015.13Online publication date: 2-May-2015

    View Options

    View options

    Figures

    Tables

    Media

    Share

    Share

    Share this Publication link

    Share on social media