skip to main content
10.1145/2693433.2693435acmotherconferencesArticle/Chapter ViewAbstractPublication PagesrapidoConference Proceedingsconference-collections
research-article

An efficient joint analytical and simulation-based design space exploration flow for predictable multi-core systems

Published: 19 January 2015 Publication History

Abstract

Recent work has proposed two-phase joint analytical and simulation-based design space exploration (JAS-DSE) approaches. In such approaches, a first analytical phase relies on static performance estimation and either on exhaustive or heuristic search, to perform a very fast filtering of the design space. Then, a second phase obtains the Pareto solutions after an exhaustive simulation of the solutions found as compliant by the analytical phase. However, the capability of such approaches to find solutions close to the actual Pareto set at a reasonable time cost is compromised by current system complexities. This limitation is due to the fact that such approaches do not support an heuristic exploration on the simulation-based phase. It is not straightforward because in the second phase the heuristic is constrained to consider only the custom set of solutions found in the first phase. This set is in general unconnected and irregularly distributed, which prevents the application of existing heuristics. This paper provides as a solution a novel search heuristic called ARS (Adaptive Random Sampling). The ARS strategy enables the application of heuristic search in the two phases of the JAS-DSE flow, by enabling the application of heuristic in the second phase, regardless the type of performance estimation done at each phase. Moreover, it enables the definition of N-phase DSE flows. The paper shows on an experiment focused on predictable multi-core systems how this enhanced JAS-DSE is capable to find more efficient solutions and to tune the trade-off between exploration time and accuracy in finding actual Pareto solutions.

References

[1]
Multicube-scope website. http://www.teisa.unican.es/gim/en/scope/multicube, May 2013. Last visited on 13/05/2013.
[2]
Contrex project website. https://contrex.offis.de/home/, December 2014. Last visited on 9/12/2014.
[3]
Website. http://www.kista-tool.tk, Sept. 2014.
[4]
A. Dasdan, S. Irani, and R. K. Gupta. Efficient algorithms for optimum cycle mean and optimum cost to time ratio problems. In Proc. of Design Automation Conference, pages 37--42, 1999.
[5]
L. Díaz, E. González, E. Villar, and P. Sánchez. VIPPE: Native simulation and performance analysis framework for multi-processing embedded systems. In Proc. of the JCE-SARTECO 2014, Sept. 2014.
[6]
W. Fornaciari, D. Sciuto, C. Silvano, and V. Zaccaria. A design framework to efficiently explore energy-delay tradeoffs. In Proc. of CODES'01, pages 260--265, 2001.
[7]
F. Herrera and I. Sander. Combining analytical and simulation-based design space exploration for time-critical systems. In Proc. of FDL'13, Sept. 2013.
[8]
F. Herrera and I. Sander. An extensible infrastructure for modelling and time analysis of predictable embedded systems. In Proc. of FDL'14, Oct. 2014.
[9]
E. T. S. Institute. ETSI/EN 301 245, Digital cellular telecommunications system (phase2); ANSI-C code for the GSM Enhaced Full Rate (EFR) speech codec, 1998.
[10]
E. T. S. Institute. ETSI/EN 301 250, Digital cellular telecommunications system (phase2); Test sequences for the GSM Enhanced full rate (EFR) speech codec, 1998.
[11]
Z. Jia, A. Núñez, T. Bautista, and A. Pimentel. A two-phase design space exploration strategy for system-level real-time application mapping onto MPSoC. Microprocessors and Microsystems, 38(1): 9--21, 2014.
[12]
T. Kempf, G. Ascheid, and R. Leupers. Multiprocessor Systems on Chip, Design Space Exploration. Springer, 2011.
[13]
S. Künzli, F. Poletti, L. Benini, and L. Thiele. Combining simulation and formal methods for system-level performance analysis. In Proc. of DATE'06, pages 236--241, 2006.
[14]
K. Lahiri, S. Dey, and A. Raghunathan. Performance analysis of systems with multi-channel communication architectures. In Proc. of the 13th International Conference on VLSI Design, VLSID '00, 2000.
[15]
E. Lee and D. Messerschmitt. Synchronous data flow. Proceedings of the IEEE, 75(9): 1235--1245, 1987.
[16]
T. Okabe. A critical survey of performance indices for multi-objective optimisation. In Proc. of 2003 Congress on Evolutionary Computation, pages 878--885. IEEE Press, 2003.
[17]
K. Rosvall and I. Sander. A constraint-based design space exploration framework for real-time applications on MPSoCs. In DATE '14 (in-press), 2014.
[18]
C. Silvano et al. MULTICUBE: Multi-objective Design Space Exploration of Multi-core Architectures. In 2010 IEEE Computer Society Annual Symposium on VLSI (ISVLSI), pages 488--493, July 2010.
[19]
S. Stuijk, M. Geilen, and T. Basten. SDF3: SDF For Free. In Application of Concurrency to System Design, 6th International Conference, ACSD 2006, pages 276--278, June 2006.
[20]
TTTech. TTEthernet in Motion (white paper). Technical report, TTTech ComputerTechnik AG., April 2014.
[21]
R. Wilhelm et al. The worst-case execution-time problem overview of methods and survey of tools. ACM Trans. Embed. Comput. Syst., 7(3): 36:1--36:53, May 2008.

Cited By

View all
  • (2018)Criticality-driven Design Space Exploration for Mixed-Criticality Heterogeneous Parallel Embedded SystemsProceedings of the 9th Workshop and 7th Workshop on Parallel Programming and RunTime Management Techniques for Manycore Architectures and Design Tools and Architectures for Multicore Embedded Computing Platforms10.1145/3183767.3183782(63-68)Online publication date: 23-Jan-2018
  • (2017)Early Stage Interference Checking for Automatic Design Space Exploration of Mixed Critical SystemsProceedings of the 9th Workshop on Rapid Simulation and Performance Evaluation: Methods and Tools10.1145/3023973.3023976(1-8)Online publication date: 23-Jan-2017
  • (2016)SAFEPOWER Project: Architecture for Safe and Power-Efficient Mixed-Criticality Systems2016 Euromicro Conference on Digital System Design (DSD)10.1109/DSD.2016.64(294-300)Online publication date: Aug-2016
  • Show More Cited By

Recommendations

Comments

Information & Contributors

Information

Published In

cover image ACM Other conferences
RAPIDO '15: Proceedings of the 2015 Workshop on Rapid Simulation and Performance Evaluation: Methods and Tools
January 2015
60 pages
ISBN:9781605586991
DOI:10.1145/2693433
Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 19 January 2015

Permissions

Request permissions for this article.

Check for updates

Author Tags

  1. design space exploration
  2. electronic system-level design
  3. predictable systems

Qualifiers

  • Research-article

Funding Sources

Conference

RAPIDO '15
RAPIDO '15: Methods and Tools
January 19 - 21, 2015
Amsterdam, Holland

Acceptance Rates

RAPIDO '15 Paper Acceptance Rate 8 of 16 submissions, 50%;
Overall Acceptance Rate 14 of 28 submissions, 50%

Contributors

Other Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

  • Downloads (Last 12 months)4
  • Downloads (Last 6 weeks)0
Reflects downloads up to 05 Mar 2025

Other Metrics

Citations

Cited By

View all
  • (2018)Criticality-driven Design Space Exploration for Mixed-Criticality Heterogeneous Parallel Embedded SystemsProceedings of the 9th Workshop and 7th Workshop on Parallel Programming and RunTime Management Techniques for Manycore Architectures and Design Tools and Architectures for Multicore Embedded Computing Platforms10.1145/3183767.3183782(63-68)Online publication date: 23-Jan-2018
  • (2017)Early Stage Interference Checking for Automatic Design Space Exploration of Mixed Critical SystemsProceedings of the 9th Workshop on Rapid Simulation and Performance Evaluation: Methods and Tools10.1145/3023973.3023976(1-8)Online publication date: 23-Jan-2017
  • (2016)SAFEPOWER Project: Architecture for Safe and Power-Efficient Mixed-Criticality Systems2016 Euromicro Conference on Digital System Design (DSD)10.1109/DSD.2016.64(294-300)Online publication date: Aug-2016
  • (2015)A model-based, single-source approach to design-space exploration and synthesis of mixed-criticality systemsProceedings of the 18th International Workshop on Software and Compilers for Embedded Systems10.1145/2764967.2784777(88-91)Online publication date: 1-Jun-2015

View Options

Login options

View options

PDF

View or Download as a PDF file.

PDF

eReader

View online with eReader.

eReader

Figures

Tables

Media

Share

Share

Share this Publication link

Share on social media