Gabriel Fernandez
Tullio Vardanega
Francisco J. Cazorla
ABSTRACT
In singlecore processors timing analysis involves a step of Execution Time Analysis at task level that yields an Execution Time Bound (ETB) for the task, and one of schedulability analysis, where the scheduling attributes of the individual tasks, including the ETB, are studied from a system level perspective. Response Time Analysis serves as a compositional bridge between those two steps by accounting for the contention that arises from resource sharing.
In this paper, we show that the advent of multicore processors challenges the viability of this two-step approach. This stems from the fact that inter-task interference effects in a multicore are much more intricate in nature than what can be compositionally captured in response time analysis by widening the tasks' ETB with the time intervals during which tasks cannot progress while actually holding the CPU; we also show how contention in the access to hardware shared resources creates a circular dependence between the task ETB and its actual scheduling at run time. Finally, we show how various degrees of time composability can help breaking this knot.
- B. Akesson et al. Predator: a predictable SDRAM memory controller. In CODES+ISSS, 2007. Google Scholar
Digital Library
- M. Fernández et al. Assessing the suitability of the NGMP multi-core processor in the space domain. EMSOFT, 2012.Google ScholarDigital Library
- M. Paolieri, Eduardo Quinones, Francisco J. Cazorla, and Mateo Valero. An Analyzable Memory Controller for Hard Real-Time CMPs. Embedded System Letters (ESL), 2009. Google ScholarDigital Library
- M. Paolieri et al. Hardware support for WCET analysis of hard real-time multicore systems. In ISCA'09. Google ScholarDigital Library
Index Terms
- Introduction to partial time composability for COTS multicores
Recommendations
Response Time Analysis of COTS-Based Multicores Considering the Contention on the Shared Memory Bus
TRUSTCOM '11: Proceedings of the 2011IEEE 10th International Conference on Trust, Security and Privacy in Computing and CommunicationsThe current industry trend is towards using Commercially available Off-The-Shelf (COTS) based multicores for developing real-time embedded systems, as opposed to the usage of custom-made hardware. In typical implementation of such COTS-based multicores, ...
On the Schedulability Conditions on Partial Time Slots
RTCSA '99: Proceedings of the Sixth International Conference on Real-Time Computing Systems and ApplicationsReal-time round robin, a novel real-time scheduling algorithm, is proposed in this paper. It is a time slot-based algorithm and a combination of earliest deadline first and the cyclic executive. Tasks are divided into groups and each group of tasks is ...
Synergistic execution of stream programs on multicores with accelerators
LCTES '09: Proceedings of the 2009 ACM SIGPLAN/SIGBED conference on Languages, compilers, and tools for embedded systemsThe StreamIt programming model has been proposed to exploit parallelism in streaming applications on general purpose multicore architectures. The StreamIt graphs describe task, data and pipeline parallelism which can be exploited on accelerators such as ...
Comments