Cited By
View all- Sribhuvaneshwari HKannan S(2020)Enhanced test algorithm for nanoelectronic Resistive Random Access Memory testing using self check write schemeAnalog Integrated Circuits and Signal Processing10.1007/s10470-019-01576-xOnline publication date: 1-Jan-2020
- Lee MCui YSomu TLuo TZhou JTang WWong WGoh R(2019)A System-Level Simulator for RRAM-Based Neuromorphic Computing ChipsACM Transactions on Architecture and Code Optimization10.1145/329105415:4(1-24)Online publication date: 8-Jan-2019
- Liu YXie YBao CSrivastava A(2018)A Combined Optimization-Theoretic and Side- Channel Approach for Attacking Strong Physical Unclonable FunctionsIEEE Transactions on Very Large Scale Integration (VLSI) Systems10.1109/TVLSI.2017.275973126:1(73-81)Online publication date: Jan-2018
- Show More Cited By