Cited By
View all- Reiher JGreenstreet M(2020)Optimization and Comparison of Synchronizers2020 26th IEEE International Symposium on Asynchronous Circuits and Systems (ASYNC)10.1109/ASYNC49171.2020.00012(28-35)Online publication date: May-2020
Voltage-Boosted Synchronizers
Pages 307 - 312
Abstract
With a specified Mean Timing Between Failure (MTBF), the metastability resolution time of synchronizers possibly constrains the system performance. To enhance metastability resolution time under single low-voltage supply environments, Voltage-Boosted Synchronizers (VBSs) consisting of a basic minimum-sized Jamb latch and a switched-capacitor-based charge pump are proposed. The capacitor of the charge pump is sized 13 times the area of the Jamb latch. Two powering strategies of the charge pump, namely Metastability-driven VBS (MVBS) and Clock-driven VBS (CVBS), are proposed. For a 1-year MTBF specification, MVBS and CVBS show 2.0-2.7 and 5.1-9.8 times the performance improvement over the basic Jamb latch, respectively, without incurring large power consumption.
References
[1]
K. Bowman, J. Tschanz, N. S. Kim, J. Lee, C. Wilkerson, S.-L. Lu, T. Karnik, and V. De, "Energy-Efficient and Metastability-Immune Resilient Circuits for Dynamic Variation Tolerance," Solid-State Circuits, IEEE Journal of, vol. 44, no. 1, pp. 49--63, jan. 2009.
[2]
S. Beer, R. Ginosar, M. Priel, R. Dobkin, and A. Kolodny, "The Devolution of Synchronizers," in Asynchronous Circuits and Systems (ASYNC), 2010 IEEE Symposium on, May 2010, pp. 94--103.
[3]
P. Favrat, P. Deval, and M. Declercq, "A high-efficiency CMOS voltage doubler," Solid-State Circuits, IEEE Journal of, vol. 33, no. 3, pp. 410--416, Mar 1998.
[4]
B. Razavi, Design of Analog CMOS Integrated Circuits, 1st ed. New York, NY, USA: McGraw-Hill, Inc., 2001.
[5]
C. Dike and E. Burton, "Miller and noise effects in a synchronizing flip-flop," Solid-State Circuits, IEEE Journal of, vol. 34, no. 6, pp. 849--855, jun 1999.
[6]
J. Zhou, M. Ashouei, D. Kinniment, J. Huisken, and G. Russell, "Extending Synchronization from Super-Threshold to Sub-threshold Region," in Asynchronous Circuits and Systems (ASYNC), 2010 IEEE Symposium on, May 2010, pp. 85--93.
[7]
C. Portmann and H. Meng, "Metastability in CMOS library elements in reduced supply and technology scaled applications," Solid-State Circuits, IEEE Journal of, vol. 30, no. 1, pp. 39--46, jan 1995.
[8]
S. Das, D. Roberts, S. Lee, S. Pant, D. Blaauw, T. Austin, K. Flautner, and T. Mudge, "A self-tuning DVS processor using delay-error detection and correction," Solid-State Circuits, IEEE Journal of, vol. 41, no. 4, pp. 792--804, April 2006.
[9]
M. Fojtik, D. Fick, Y. Kim, N. Pinckney, D. Harris, D. Blaauw, and D. Sylvester, "Bubble Razor: Eliminating Timing Margins in an ARM Cortex-M3 Processor in 45 nm CMOS Using Architecturally Independent Error Detection and Correction," Solid-State Circuits, IEEE Journal of, vol. 48, no. 1, pp. 66--81, jan. 2013.
[10]
S. Beer and R. Ginosar, "Eleven Ways to Boost Your Synchronizer," Very Large Scale Integration (VLSI) Systems, IEEE Transactions on, vol. PP, no. 99, pp. 1--1, 2014.
[11]
D. Li, D. Rennie, P. Chuang, D. Nairn, and M. Sachdev, "Design and analysis of metastable-hardened and soft-error tolerant high-performance, low-power flip-flops," in Quality Electronic Design (ISQED), 2011 12th International Symposium on, March 2011, pp. 1--8.
[12]
D. J. Kinniment, Synchronization and Arbitration in Digital Systems. Wiley Publishing, 2008.
[13]
J. Zhou, D. Kinniment, G. Russell, and A. Yakovlev, "A robust synchronizer," in Emerging VLSI Technologies and Architectures, 2006. IEEE Computer Society Annual Symposium on, March 2006, p. 2.
[14]
J. M. Rabaey, A. P. Chandrakasan, and B. Nikolic, Digital integrated circuits: a design perspective, 2nd ed., ser. Prentice Hall electronics and VLSI series. Pearson Education, Jan. 2003.
[15]
J. Zhou, D. Kinniment, G. Russell, and A. Yakovlev, "Adapting Synchronizers to the Effects of on Chip Variability," in Asynchronous Circuits and Systems, 2008. ASYNC '08. 14th IEEE International Symposium on, April 2008, pp. 39--47.
Index Terms
- Voltage-Boosted Synchronizers
Recommendations
Eleven Ways to Boost Your Synchronizer
Synchronizers play an essential role in multiple clock domain systems-on-chip. The most common synchronizer consists of a series of pipelined flip-flops. Several factors influence the performance of synchronizers: circuit design, process technology, and ...
Low-Latency and Low-Overhead Mesochronous and Plesiochronous Synchronizers
DSD '11: Proceedings of the 2011 14th Euromicro Conference on Digital System DesignIn this paper we present efficient Mesochronous and Plesiochronous interfaces targeting low-latency and low-overhead links. Our source-synchronous scheme can easily be integrated in traditional design flows, supports maximal throughput, has low latency ...
Noise Modeling Effects in Redundant Synchronizers
The effects of redundancy and masking on the reliability of synchronizer circuits in the presence of metastability are considered. It is shown that in the jitter model developed by L. Kleeman (1990), in which circuit noise effects are considered, ...
Comments
Information & Contributors
Information
Published In
May 2015
418 pages
ISBN:9781450334747
DOI:10.1145/2742060
- General Chairs:
- Alex K. Jones,
- Hai (Helen) Li,
- Program Chairs:
- Ayse K. Coskun,
- Martin Margala
Copyright © 2015 ACM.
Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than the author(s) must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected].
Sponsors
In-Cooperation
- IEEE CEDA
- IEEE CASS
Publisher
Association for Computing Machinery
New York, NY, United States
Publication History
Published: 20 May 2015
Check for updates
Author Tags
Qualifiers
- Short-paper
Conference
GLSVLSI '15
Sponsor:
Acceptance Rates
GLSVLSI '15 Paper Acceptance Rate 41 of 148 submissions, 28%;
Overall Acceptance Rate 312 of 1,156 submissions, 27%
Upcoming Conference
GLSVLSI '25
- Sponsor:
- sigda
Contributors
Other Metrics
Bibliometrics & Citations
Bibliometrics
Article Metrics
- View Citations1Total Citations
- 97Total Downloads
- Downloads (Last 12 months)0
- Downloads (Last 6 weeks)0
Reflects downloads up to 25 Feb 2025
Other Metrics
Citations
Cited By
View all- Reiher JGreenstreet M(2020)Optimization and Comparison of Synchronizers2020 26th IEEE International Symposium on Asynchronous Circuits and Systems (ASYNC)10.1109/ASYNC49171.2020.00012(28-35)Online publication date: May-2020
View Options
Login options
Check if you have access through your login credentials or your institution to get full access on this article.
Sign in