ABSTRACT
In this paper, a power density analysis is presented for 7nm FinFET technology node based on both shorted-gate (SG) and independent-gate (IG) standard cells operating in multiple supply voltage regimes. A Liberty-formatted standard cell library is established by selecting the appropriate number of fins for the pull-up and pull-down networks of each logic cell. The layout of both shorted-gate and independent-gate standard cells are then characterized according to lambda-based layout design rules for FinFET devices. Finally, the power density of 7nm FinFET technology node is analyzed and compared with the 45 nm CMOS technology node for different circuits. Experimental result shows that the power density of each 7nm FinFET circuit is 3-20 times larger than that of 45nm CMOS circuit under the spacer-defined technology. Experimental result also shows that the back-gate signal enables a better control of power consumption for independent-gate FinFETs.
- M. Pedram and S. Nazarian, "Thermal modeling, analysis, and management in vlsi circuits: Principles and methods," Proceedings of the IEEE, vol. 94, no. 8, pp. 1487--1501, 2006.Google ScholarCross Ref
- R. G. Dreslinski, M. Wieckowski, D. Blaauw, D. Sylvester, and T. Mudge, "Near-threshold computing: Reclaiming moore's law through energy efficient integrated circuits," Proceedings of the IEEE, vol. 98, no. 2, pp. 253--266, 2010.Google ScholarCross Ref
- D. Markovic, C. C. Wang, L. P. Alarcon, T.-T. Liu, and J. M. Rabaey, "Ultralow-power design in near-threshold region," Proceedings of the IEEE, vol. 98, no. 2, pp. 237--252, 2010.Google ScholarCross Ref
- L. Chang, Y.-k. Choi, D. Ha, P. Ranade, S. Xiong, J. Bokor, C. Hu, and T.-J. King, "Extremely scaled silicon nano-cmos devices," Proceedings of the IEEE, vol. 91, no. 11, pp. 1860--1873, 2003.Google ScholarCross Ref
- S. Chaudhuri and N. K. Jha, "Finfet logic circuit optimization with different finfet styles: Lower power possible at higher supply voltage," in VLSI Design and 2014 13th International Conference on Embedded Systems, 2014 27th International Conference on. IEEE, 2014, pp. 476--482. Google ScholarDigital Library
- T. Sairam, W. Zhao, and Y. Cao, "Optimizing finfet technology for high-speed and low-power design," in Proceedings of the 17th ACM Great Lakes symposium on VLSI. ACM, 2007, pp. 73--77. Google ScholarDigital Library
- C. H. Wann, K. Noda, T. Tanaka, M. Yoshida, and C. Hu, "A comparative study of advanced mosfet concepts," Electron Devices, IEEE Transactions on, vol. 43, no. 10, pp. 1742--1753, 1996.Google ScholarCross Ref
- L. Chang, K. J. Yang, Y.-C. Yeo, Y.-K. Choi, T.-J. King, and C. Hu, "Reduction of direct-tunneling gate leakage current in double-gate and ultra-thin body mosfets," in INTERNATIONAL ELECTRON DEVICES MEETING. IEEE; 1998, 2001, pp. 99--102.Google Scholar
- A. R. Brown, A. Asenov, and J. R. Watling, "Intrinsic fluctuations in sub 10-nm double-gate mosfets introduced by discreteness of charge and matter," Nanotechnology, IEEE Transactions on, vol. 1, no. 4, pp. 195--200, 2002. Google ScholarDigital Library
- A. Muttreja, N. Agarwal, and N. K. Jha, "Cmos logic design with independent-gate finfets," in Computer Design, 2007. ICCD 2007. 25th International Conference on. IEEE, 2007, pp. 560--567.Google Scholar
- F. Crupi, M. Alioto, J. Franco, P. Magnone, M. Togo, N. Horiguchi, and G. Groeseneken, "Understanding the basic advantages of bulk finfets for sub-and near-threshold logic circuits from device measurements," Circuits and Systems II: Express Briefs, IEEE Transactions on, vol. 59, no. 7, pp. 439--442, 2012.Google ScholarCross Ref
- T. Cakici, K. Kim, and K. Roy, "Finfet based sram design for low standby power applications," in Quality Electronic Design, 2007. ISQED'07. 8th International Symposium on. IEEE, 2007, pp. 127--132. Google ScholarDigital Library
- J. Ouyang and Y. Xie, "Power optimization for finfet-based circuits using genetic algorithms," in SOC Conference, 2008 IEEE International. IEEE, 2008, pp. 211--214.Google Scholar
- S. K. Gupta, W.-S. Cho, A. A. Goud, K. Yogendra, and K. Roy, "Design space exploration of finfets in sub-10nm technologies for energy-efficient near-threshold circuits," in Device Research Conference (DRC), 2013 71st Annual. IEEE, 2013, pp. 117--118.Google Scholar
- T. Cui, Y. Wang, X. Lin, S. Nazarian, and M. Pedram, "Semi-analytical current source modeling of finfet devices operating in near/sub-threshold regime with independent gate control and considering process variation." in ASP-DAC, 2014, pp. 167--172.Google Scholar
- T. Cui, S. Chen, Y. Wang, S. Nazarian, and M. Pedram, "An efficient semi-analytical current source model for finfet devices in near/sub-threshold regime considering multiple input switching and stack effect," in Quality Electronic Design (ISQED), 2014 15th International Symposium on. IEEE, 2014, pp. 575--581.Google Scholar
- N. K. Jha and D. Chen, Nanoelectronic Circuit Design. springer, 2010.Google Scholar
- X. Lin, Y. Wang, and M. Pedram, "Joint sizing and adaptive independent gate control for finfet circuits operating in multiple voltage regimes using the logical effort method," in Proceedings of the International Conference on Computer-Aided Design. IEEE Press, 2013, pp. 444--449. Google ScholarDigital Library
- M. Alioto, "Analysis of layout density in finfet standard cells and impact of fin technology," in Circuits and Systems (ISCAS), Proceedings of 2010 IEEE International Symposium on. IEEE, 2010, pp. 3204--3207.Google Scholar
- A. A. Goud, S. K. Gupta, S. H. Choday, and K. Roy, "Atomistic tight-binding based evaluation of impact of gate underlap on source to drain tunneling in 5 nm gate length si finfets," in Device Research Conference (DRC), 2013 71st Annual. IEEE, 2013, pp. 51--52.Google Scholar
- M. Alioto, "Comparative evaluation of layout density in 3t, 4t, and mt finfet standard cells," Very Large Scale Integration (VLSI) Systems, IEEE Transactions on, vol. 19, no. 5, pp. 751--762, 2011. Google ScholarDigital Library
- Y.-K. Choi, T.-J. King, and C. Hu, "Nanoscale cmos spacer finfet for the terabit era," Electron Device Letters, IEEE, vol. 23, no. 1, pp. 25--27, 2002.Google ScholarCross Ref
- D. M. Fried, "The design, fabrication and characterization of independent-gate finfets," Ph.D. dissertation, Cornell Unive, 2004.Google Scholar
- U. Gogineni, J. A. Del Alamo, and C. Putnam, "Rf power potential of 45 nm cmos technology," in Silicon Monolithic Integrated Circuits in RF Systems (SiRF), 2010 Topical Meeting on. IEEE, 2010, pp. 204--207.Google Scholar
- G. G. Shahidi, "Evolution of cmos technology at 32 nm and beyond," in Custom Integrated Circuits Conference, 2007. CICC'07. IEEE. IEEE, 2007, pp. 413--416.Google Scholar
Index Terms
Layout Characterization and Power Density Analysis for Shorted-Gate and Independent-Gate 7nm FinFET Standard Cells
Recommendations
Comparative Area and Parasitics Analysis in FinFET and Heterojunction Vertical TFET Standard Cells
Regular PapersVertical tunnel field-effect transistors (VTFETs) have been extensively explored to overcome the scaling limits and to improve on-current (ION) compared to standard lateral device structures for the future technologies. The benefits in terms of reduced ...
FinFET domino logic with independent gate keepers
Scaling of single-gate MOSFET faces great challenges in the nanometer regime due to the severe short-channel effects that cause an exponential increase in the sub-threshold and gate-oxide leakage currents. Double-gate FinFET technology mitigates these ...
Energy optimal sizing of FinFET standard cells operating in multiple voltage regimes using adaptive independent gate control
GLSVLSI '14: Proceedings of the 24th edition of the great lakes symposium on VLSIFinFET has been proposed as an alternative for bulk CMOS in the ultra-low power designs due to its more effective channel control, reduced random dopant fluctuation, higher ON/OFF current ratio, lower energy consumption, etc. The characteristics of ...
Comments