Cited By
View all- Cui TLi JWang YNazarian SPedram M(2018)An Exploration of Applying Gate-Length-Biasing Techniques to Deeply-Scaled FinFETs Operating in Multiple Voltage RegimesIEEE Transactions on Emerging Topics in Computing10.1109/TETC.2016.26401856:2(172-183)Online publication date: 1-Apr-2018
- Lee WHan KWang YCui TNazarian SPedram M(2017)TEI-powerACM Transactions on Design Automation of Electronic Systems10.1145/301994122:3(1-25)Online publication date: 21-Apr-2017
- Possani VReis ARibas RMarques Fda Rosa L(2017)Transistor Count Optimization in IG FinFET Network DesignIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems10.1109/TCAD.2016.262945136:9(1483-1496)Online publication date: Sep-2017
- Show More Cited By