short-paper

Analyzing the Dark Silicon Phenomenon in a Many-Core Chip Multi-Processor under Deeply-Scaled Process Technologies

Authors:

Alireza Shafaei Bejestan,

Srikanth Ramadurgam,

Massoud PedramAuthors Info & Claims

GLSVLSI '15: Proceedings of the 25th edition on Great Lakes Symposium on VLSI

Pages 127 - 132

https://doi.org/10.1145/2742060.2742096

Published: 20 May 2015 Publication History

Abstract

The impact of dark silicon phenomenon on multicore processors under deeply-scaled FinFET technologies is investigated in this paper. To do this accurately, a cross-layer framework, spanning device, circuit, and architecture levels is initially introduced. Using this framework, leakage and dynamic power consumptions as well as frequency levels of in-order and out-of-order (OoO) processor cores, and on-chip cache memories and routers in a network-on-chip-based chip multiprocessor system synthesized in 7nm FinFET technology and operating in both super- and near-threshold voltage regimes are presented. Subsequently, total power consumptions of multicore chips manufactured with (i) OoO and (ii) in-order processor cores are reported and compared. According to our results, for a 64-core chip and 15W thermal design power budget, 64% and 39% dark silicon are observed in OoO and in-order multicores, respectively, under super-threshold regime. These percentages drop to 19% and 0% for OoO and in-order multicores operating in the near-threshold regime, respectively. Furthermore, the highest energy efficiencies are achieved by operating in the near-threshold regime, which points to the effectiveness of near-threshold computing in mitigating the effect of dark silicon phenomenon under deeply-scaled technologies.

References

[1]

GLOBALFOUNDRIES 14nm technology. {Online}. Available: http://www.globalfoundries.com/technology-solutions/leading-edge-technology/14-lpe-lpp

[2]

Intel® 22nm technology. {Online}. Available: http://www.intel.com/content/www/us/en/silicon-innovations/intel-22nm-technology.html

[3]

LEON3 processor. {Online}. Available: http://www.gaisler.com/index.php/products/processors/leon3

[4]

mor1kx - an OpenRISC Processor IP Core. {Online}. Available: https://github.com/openrisc/mor1kx

[5]

Synopsys Technology Computer-Aided Design (TCAD). {Online}. Available: http://www.synopsys.com/tools/tcad

[6]

TSMC 16nm technology. {Online}. Available: http://www.tsmc.com/english/dedicatedFoundry/technology/16nm.htm

[7]

D. U. Becker. Efficient Microarchitecture for Network-on-Chip Routers. PhD thesis, Stanford University, August 2012.

[8]

C. Bienia. Benchmarking Modern Multiprocessors. PhD thesis, Princeton University, January 2011.

Digital Library

[9]

T. Carlson, W. Heirman, and L. Eeckhout. Sniper: Exploring the level of abstraction for scalable and accurate parallel multi-core simulation. In International Conference for High Performance Computing, Networking, Storage and Analysis (SC), pages 1--12, Nov 2011.

Digital Library

[10]

S. Chen, Y. Wang, X. Lin, Q. Xie, and M. Pedram. Performance prediction for multiple-threshold 7nm-FinFET-based circuits operating in multiple voltage regimes using a cross-layer simulation framework. In IEEE SOI-3D-Subthreshold Microelectronics Technology Unified Conference (S3S), Oct. 2014.

[11]

H. Esmaeilzadeh, E. Blem, R. St. Amant, K. Sankaralingam, and D. Burger. Dark Silicon and the End of Multicore Scaling. In 38th International Symposium on Computer Architecture (ISCA), pages 365--376, 2011.

Digital Library

[12]

S. Li, J.-H. Ahn, R. Strong, J. Brockman, D. Tullsen, and N. Jouppi. McPAT: An Integrated Power, Area, and Timing Modeling Framework for Multicore and Manycore Architectures. In 42nd International Symposium on Microarchitecture (MICRO-42), pages 469--480, Dec 2009.

Digital Library

[13]

X. Lin, Y. Wang, and M. Pedram. Joint sizing and adaptive independent gate control for FinFET circuits operating in multiple voltage regimes using the logical effort method. In IEEE/ACM International Conference on Computer-Aided Design (ICCAD), pages 444--449, Nov 2013.

Digital Library

[14]

T. Matsukawa, S. O'uchi, K. Endo, Y. Ishikawa, H. Yamauchi, Y. X. Liu, J. Tsukada, K. Sakamoto, and M. Masahara. Comprehensive Analysis of Variability Sources of FinFET Characteristics. In Symposium on VLSI Technology, 2009.

[15]

E. Nowak, I. Aller, T. Ludwig, K. Kim, R. Joshi, C.-T. Chuang, K. Bernstein, and R. Puri. Turning Silicon on its Edge {Double Gate CMOS/FinFET Technology}. IEEE Circuits and Devices Magazine, 20(1):20--31, 2004.

[16]

A. Shafaei, Y. Wang, X. Lin, and M. Pedram. FinCACTI: Architectural Analysis and Modeling of Caches with Deeply-Scaled FinFET Devices. In IEEE Computer Society Annual Symposium on VLSI (ISVLSI), July 2014.

Digital Library

[17]

M. Shafique, S. Garg, J. Henkel, and D. Marculescu. The EDA Challenges in the Dark Silicon Era: Temperature, Reliability, and Variability Perspectives. In 51st Design Automation Conference (DAC), pages 185:1--185:6, 2014.

Digital Library

[18]

S. Tang, L. Chang, N. Lindert, Y.-K. Choi, W.-C. Lee, X. Huang, V. Subramanian, J. Bokor, T.-J. King, and C. Hu. Finfet - a quasi-planar double-gate mosfet. In IEEE International Solid-State Circuits Conference (ISSCC), 2001.

[19]

M. B. Taylor. Is Dark Silicon Useful": Harnessing the Four Horsemen of the Coming Dark Silicon Apocalypse. In 49th Design Automation Conference (DAC), 2012.

Digital Library

[20]

X. Wang, A. Brown, B. Cheng, and A. Asenov. Statistical Variability and Reliability in Nanoscale FinFETs. In IEEE International Electron Devices Meeting (IEDM), pages 5.4.1--5.4.4, Dec 2011.

[21]

S. C. Woo, M. Ohara, E. Torrie, J. P. Singh, and A. Gupta. The splash-2 programs: Characterization and methodological considerations. In Proceedings of the 22Nd Annual International Symposium on Computer Architecture (ISCA), ISCA '95, pages 24--36, 1995.

Digital Library

[22]

Q. Xie, X. Lin, Y. Wang, M. Dousti, A. Shafaei, M. Ghasemi-Gol, and M. Pedram. 5nm FinFET Standard Cell Library Optimization and Circuit Synthesis in Near-and Super-Threshold Voltage Regimes. In IEEE Computer Society Annual Symposium on VLSI (ISVLSI), July 2014.

Digital Library

[23]

W. Zhao and Y. Cao. New Generation of Predictive Technology Model for Sub-45nm Early Design Exploration. IEEE Transactions on Electron Devices, 53(11):2816--2823, 2006.

Cited By

Ben Dhaou IEbrahimi MBen Ammar MBouattour GKanoun O(2021)Edge Devices for Internet of Medical Things: Technologies, Techniques, and ImplementationElectronics10.3390/electronics1017210410:17(2104)Online publication date: 31-Aug-2021
https://doi.org/10.3390/electronics10172104
Maiti SPasricha SBehjat LHan JVelev MChen D(2017)DELCAProceedings of the Great Lakes Symposium on VLSI 201710.1145/3060403.3060422(107-112)Online publication date: 10-May-2017
https://dl.acm.org/doi/10.1145/3060403.3060422
Dhaou ITenhunen H(2016)Design Techniques of 5G Mobile Devices in the Dark Silicon Era5G Mobile Communications10.1007/978-3-319-34208-5_14(381-400)Online publication date: 14-Oct-2016
https://doi.org/10.1007/978-3-319-34208-5_14
Show More Cited By

Index Terms

Analyzing the Dark Silicon Phenomenon in a Many-Core Chip Multi-Processor under Deeply-Scaled Process Technologies
1. Hardware

Recommendations

ESD design strategies for high-speed digital and RF circuits in deeply scaled silicon technologies
Special section on 2009 IEEE custom integrated circuits conference

Challenges of electrostatic discharge (ESD) protection in deeply scaled silicon technologies are addressed by improving design, characterization, and modeling of I/O MOSFETs, interconnect, ESD protection and power clamp devices. Recent progress on ESD ...
Fine-Grained Voltage Boosting for Improving Yield in Near-Threshold Many-Core Processors
GLSVLSI '15: Proceedings of the 25th edition on Great Lakes Symposium on VLSI

Process variation is a major impediment in optimizing yield, energy, and performance in near-threshold many-core processors. In this paper, we present a comprehensive analysis on yield losses in near-threshold many-core processors. Based on our analysis,...
Implications of the Power Wall: Dim Cores and Reconfigurable Logic

Near-threshold operation can increase the number of simultaneously active cores at the expense of much lower operating frequency ("dim silicon"), but dim cores suffer from diminishing returns as the number of cores increases. At this point, hardware ...

Comments

Information & Contributors

Information

Published In

cover image ACM Conferences

GLSVLSI '15: Proceedings of the 25th edition on Great Lakes Symposium on VLSI

May 2015

418 pages

ISBN:9781450334747

DOI:10.1145/2742060

General Chairs:
Alex K. Jones
University of Pittsburgh, USA
,
Hai (Helen) Li
University of Pittsburgh, USA
,
Program Chairs:
Ayse K. Coskun
Boston University, USA
,
Martin Margala
University of Massachusetts, Lowell, USA

Copyright © 2015 ACM.

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than the author(s) must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected].

Sponsors

SIGDA: ACM Special Interest Group on Design Automation

In-Cooperation

IEEE CEDA
IEEE CASS

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 20 May 2015

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Author Tags

Qualifiers

Short-paper

Conference

GLSVLSI '15

Sponsor:

SIGDA

GLSVLSI '15: Great Lakes Symposium on VLSI 2015

May 20 - 22, 2015

Pennsylvania, Pittsburgh, USA

Acceptance Rates

GLSVLSI '15 Paper Acceptance Rate 41 of 148 submissions, 28%;

Overall Acceptance Rate 312 of 1,156 submissions, 27%

Upcoming Conference

GLSVLSI '25

Sponsor:
sigda

Great Lakes Symposium on VLSI 2025

June 30 - July 2, 2025

New Orleans , LA , USA

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

5
Total Citations
View Citations
202
Total Downloads

Downloads (Last 12 months)1
Downloads (Last 6 weeks)0

Reflects downloads up to 28 Feb 2025

Other Metrics

View Author Metrics

Citations

Cited By

Ben Dhaou IEbrahimi MBen Ammar MBouattour GKanoun O(2021)Edge Devices for Internet of Medical Things: Technologies, Techniques, and ImplementationElectronics10.3390/electronics1017210410:17(2104)Online publication date: 31-Aug-2021
https://doi.org/10.3390/electronics10172104
Maiti SPasricha SBehjat LHan JVelev MChen D(2017)DELCAProceedings of the Great Lakes Symposium on VLSI 201710.1145/3060403.3060422(107-112)Online publication date: 10-May-2017
https://dl.acm.org/doi/10.1145/3060403.3060422
Dhaou ITenhunen H(2016)Design Techniques of 5G Mobile Devices in the Dark Silicon Era5G Mobile Communications10.1007/978-3-319-34208-5_14(381-400)Online publication date: 14-Oct-2016
https://doi.org/10.1007/978-3-319-34208-5_14
Bogdan PXue YMarculescu DLiu F(2015)Mathematical Models and Control Algorithms for Dynamic Optimization of Multicore PlatformsProceedings of the IEEE/ACM International Conference on Computer-Aided Design10.5555/2840819.2840844(170-175)Online publication date: 2-Nov-2015
https://dl.acm.org/doi/10.5555/2840819.2840844
Bogdan PXue Y(2015)Mathematical models and control algorithms for dynamic optimization of multicore platforms: A complex dynamics approach2015 IEEE/ACM International Conference on Computer-Aided Design (ICCAD)10.1109/ICCAD.2015.7372566(170-175)Online publication date: Nov-2015
https://doi.org/10.1109/ICCAD.2015.7372566

View Options

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Full Access

Get this Publication

View options

PDF

View or Download as a PDF file.

eReader

View online with eReader.

Figures

Tables

Media

View Table of Conten